HPIO_TERM_L_TERM_T_FT HPIO_TERM_L_TERM_T_FT_X0Y119 |
INT_IBRK_FSR2IO_TERM_T_L_FT INT_IBRK_FSR2IO_TERM_T_L_FT_X0Y119 |
HPIO_HPIO_LEFT_TERM_T_L_FT HPIO_HPIO_LEFT_TERM_T_L_FT_X0Y119 |
CFRM_CBRK_L_TERM_T CFRM_CBRK_L_TERM_T_X0Y119 |
CFG_M12BUF_TERM_T_L CFG_M12BUF_TERM_T_L_X0Y119 |
INT_IBRK_IO_TERM_T INT_IBRK_IO_TERM_T_X0Y119 |
XIPHY_L_TERM_T XIPHY_L_TERM_T_X0Y119 |
CMT_L_TERM_T CMT_L_TERM_T_X0Y119 |
INT_INTF_LEFT_TERM_IO_TERM_T_FT INT_INTF_LEFT_TERM_IO_TERM_T_FT_X0Y119 |
INT_TERM_T INT_TERM_T_X0Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X0Y119 |
CFRM_CBRK_L_TERM_T CFRM_CBRK_L_TERM_T_1_X0Y119 |
CFG_M12BUF_TERM_T_L CFG_M12BUF_TERM_T_L_X1Y119 |
CLEM_TERM_T CLEM_TERM_T_X1Y119 |
INT_TERM_T INT_TERM_T_X1Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X1Y119 |
BRAM_TERM_T BRAM_TERM_T_X2Y119 |
INT_INTF_L_TERM_T INT_INTF_L_TERM_T_X2Y119 |
INT_TERM_T INT_TERM_T_X2Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X2Y119 |
CFRM_CBRK_L_TERM_T CFRM_CBRK_L_TERM_T_X2Y119 |
CFG_M12BUF_TERM_T_L CFG_M12BUF_TERM_T_L_X3Y119 |
CLEM_TERM_T CLEM_TERM_T_X3Y119 |
INT_TERM_T INT_TERM_T_X3Y119 |
INT_INTF_R_TERM_T INT_INTF_R_TERM_T_X3Y119 |
DSP_TERM_T DSP_TERM_T_X3Y119 |
CLEM_TERM_T CLEM_TERM_T_X4Y119 |
INT_TERM_T INT_TERM_T_X4Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X4Y119 |
CLEL_L_TERM_T CLEL_L_TERM_T_X5Y119 |
INT_TERM_T INT_TERM_T_X5Y119 |
INT_INTF_R_PCIE4_TERM_T INT_INTF_R_PCIE4_TERM_T_X5Y119 |
CFRM_CBRK_L_TERM_T CFRM_CBRK_L_TERM_T_X5Y119 |
CFG_M12BUF_TERM_T_L CFG_M12BUF_TERM_T_L_X5Y119 |
AMS_AMS_FILL_TERM_T_FT AMS_AMS_FILL_TERM_T_FT_X5Y119 |
AMS_TERM_T AMS_TERM_T_X6Y119 |
CFRM_TERM_T CFRM_TERM_T_X6Y119 |
INT_INTF_L_PCIE4_TERM_T INT_INTF_L_PCIE4_TERM_T_X6Y119 |
INT_TERM_T INT_TERM_T_X6Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X6Y119 |
CLEL_L_TERM_T CLEL_L_TERM_T_X7Y119 |
INT_TERM_T INT_TERM_T_X7Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X7Y119 |
BRAM_TERM_T BRAM_TERM_T_X8Y119 |
INT_INTF_L_TERM_T INT_INTF_L_TERM_T_X8Y119 |
INT_TERM_T INT_TERM_T_X8Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X8Y119 |
CFG_M12BUF_TERM_T_R CFG_M12BUF_TERM_T_R_X8Y119 |
CFRM_CBRK_R_TERM_T CFRM_CBRK_R_TERM_T_X9Y119 |
CLEM_TERM_T CLEM_TERM_T_X9Y119 |
INT_TERM_T INT_TERM_T_X9Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X9Y119 |
CLEL_L_TERM_T CLEL_L_TERM_T_X10Y119 |
INT_TERM_T INT_TERM_T_X10Y119 |
CLEL_R_TERM_T CLEL_R_TERM_T_X10Y119 |
CLEL_L_TERM_T CLEL_L_TERM_T_X11Y119 |
INT_TERM_T INT_TERM_T_X11Y119 |
INT_INTF_RIGHT_TERM_HDIO_TERM_T_FT INT_INTF_RIGHT_TERM_HDIO_TERM_T_FT_X11Y119 |
CFG_M12BUF_TERM_T_R CFG_M12BUF_TERM_T_R_X11Y119 |
CFRM_CBRK_R_TERM_T CFRM_CBRK_R_TERM_T_X11Y119 |
HDIOLC_HDIOL_RIGHT_TERM_T_FT HDIOLC_HDIOL_RIGHT_TERM_T_FT_X11Y119 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HPIO_TERM_L_FT HPIO_TERM_L_FT_X0Y90 |
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y119 |
HPIO_L HPIO_L_X0Y90 BIAS BIAS[0,0] BIAS_X0Y1 HPIO_VREF_SITE HPIO_VREF_SITE[0,0] HPIO_VREF_SITE_X0Y1 HPIOB_DCI_SNGL HPIOB_DCI_SNGL[0,0] HPIOB_DCI_SNGL_X0Y2 HPIOB_DCI_SNGL HPIOB_DCI_SNGL[0,1] HPIOB_DCI_SNGL_X0Y3 HPIOB_M IOB[0,0] IOB_X1Y127 HPIOB_S IOB[0,1] IOB_X1Y128 HPIOB_M IOB[0,2] IOB_X1Y129 HPIOB_S IOB[0,3] IOB_X1Y130 HPIOB_M IOB[0,4] IOB_X1Y131 HPIOB_S IOB[0,5] IOB_X1Y132 HPIOB_M IOB[0,6] IOB_X1Y133 HPIOB_S IOB[0,7] IOB_X1Y134 HPIOB_M IOB[0,8] IOB_X1Y135 HPIOB_S IOB[0,9] IOB_X1Y136 HPIOB_M IOB[0,10] IOB_X1Y137 HPIOB_S IOB[0,11] IOB_X1Y138 HPIOB_SNGL IOB[0,12] IOB_X1Y139 HPIOB_M IOB[0,13] IOB_X1Y157 HPIOB_S IOB[0,14] IOB_X1Y158 HPIOB_M IOB[0,15] IOB_X1Y159 HPIOB_S IOB[0,16] IOB_X1Y160 HPIOB_M IOB[0,17] IOB_X1Y161 HPIOB_S IOB[0,18] IOB_X1Y162 HPIOB_M IOB[0,19] IOB_X1Y163 HPIOB_S IOB[0,20] IOB_X1Y164 HPIOB_M IOB[0,21] IOB_X1Y165 HPIOB_S IOB[0,22] IOB_X1Y166 HPIOB_M IOB[0,23] IOB_X1Y167 HPIOB_S IOB[0,24] IOB_X1Y168 HPIOB_SNGL IOB[0,25] IOB_X1Y169 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,0] HPIOBDIFFINBUF_X0Y12 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,1] HPIOBDIFFINBUF_X0Y13 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,2] HPIOBDIFFINBUF_X0Y14 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,3] HPIOBDIFFINBUF_X0Y15 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,4] HPIOBDIFFINBUF_X0Y16 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,5] HPIOBDIFFINBUF_X0Y17 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,6] HPIOBDIFFINBUF_X0Y18 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,7] HPIOBDIFFINBUF_X0Y19 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,8] HPIOBDIFFINBUF_X0Y20 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,9] HPIOBDIFFINBUF_X0Y21 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,10] HPIOBDIFFINBUF_X0Y22 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,11] HPIOBDIFFINBUF_X0Y23 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,0] HPIOBDIFFOUTBUF_X0Y12 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,1] HPIOBDIFFOUTBUF_X0Y13 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,2] HPIOBDIFFOUTBUF_X0Y14 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,3] HPIOBDIFFOUTBUF_X0Y15 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,4] HPIOBDIFFOUTBUF_X0Y16 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,5] HPIOBDIFFOUTBUF_X0Y17 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,6] HPIOBDIFFOUTBUF_X0Y18 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,7] HPIOBDIFFOUTBUF_X0Y19 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,8] HPIOBDIFFOUTBUF_X0Y20 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,9] HPIOBDIFFOUTBUF_X0Y21 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,10] HPIOBDIFFOUTBUF_X0Y22 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,11] HPIOBDIFFOUTBUF_X0Y23 |
CFRM_CBRK_IO_L CFRM_CBRK_IO_L_X0Y90 |
CFG_M12BUF_IO_L_FT CFG_M12BUF_IO_L_FT_X0Y90 |
INT_IBRK_IO INT_IBRK_IO_X0Y90 |
XIPHY_BYTE_L XIPHY_BYTE_L_X0Y105 RIU_OR RIU_OR[0,0] RIU_OR_X0Y3 BITSLICE_RX_TX BITSLICE_RX_TX[0,0] BITSLICE_RX_TX_X0Y39 BITSLICE_RX_TX BITSLICE_RX_TX[0,1] BITSLICE_RX_TX_X0Y40 BITSLICE_RX_TX BITSLICE_RX_TX[0,2] BITSLICE_RX_TX_X0Y41 BITSLICE_RX_TX BITSLICE_RX_TX[0,3] BITSLICE_RX_TX_X0Y42 BITSLICE_RX_TX BITSLICE_RX_TX[0,4] BITSLICE_RX_TX_X0Y43 BITSLICE_RX_TX BITSLICE_RX_TX[0,5] BITSLICE_RX_TX_X0Y44 BITSLICE_RX_TX BITSLICE_RX_TX[0,6] BITSLICE_RX_TX_X0Y45 BITSLICE_RX_TX BITSLICE_RX_TX[0,7] BITSLICE_RX_TX_X0Y46 BITSLICE_RX_TX BITSLICE_RX_TX[0,8] BITSLICE_RX_TX_X0Y47 BITSLICE_RX_TX BITSLICE_RX_TX[0,9] BITSLICE_RX_TX_X0Y48 BITSLICE_RX_TX BITSLICE_RX_TX[0,10] BITSLICE_RX_TX_X0Y49 BITSLICE_RX_TX BITSLICE_RX_TX[0,11] BITSLICE_RX_TX_X0Y50 BITSLICE_RX_TX BITSLICE_RX_TX[0,12] BITSLICE_RX_TX_X0Y51 BITSLICE_TX BITSLICE_TX[0,0] BITSLICE_TX_X0Y6 BITSLICE_TX BITSLICE_TX[0,1] BITSLICE_TX_X0Y7 PLL_SELECT_SITE PLL_SELECT_SITE[0,0] PLL_SELECT_SITE_X0Y6 PLL_SELECT_SITE PLL_SELECT_SITE[0,1] PLL_SELECT_SITE_X0Y7 BITSLICE_CONTROL BITSLICE_CONTROL[0,0] BITSLICE_CONTROL_X0Y6 BITSLICE_CONTROL BITSLICE_CONTROL[0,1] BITSLICE_CONTROL_X0Y7 XIPHY_FEEDTHROUGH XIPHY_FEEDTHROUGH[0,0] XIPHY_FEEDTHROUGH_X0Y3 |
CMT_L CMT_L_X0Y60 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X13Y3 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X0Y25 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,1] GCLK_TEST_BUFE3_X0Y26 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,2] GCLK_TEST_BUFE3_X0Y27 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,3] GCLK_TEST_BUFE3_X0Y28 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,4] GCLK_TEST_BUFE3_X0Y29 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,5] GCLK_TEST_BUFE3_X0Y30 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,6] GCLK_TEST_BUFE3_X0Y31 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,7] GCLK_TEST_BUFE3_X0Y32 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,8] GCLK_TEST_BUFE3_X0Y33 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,9] GCLK_TEST_BUFE3_X0Y34 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,10] GCLK_TEST_BUFE3_X0Y35 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,11] GCLK_TEST_BUFE3_X0Y36 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,12] GCLK_TEST_BUFE3_X0Y37 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,13] GCLK_TEST_BUFE3_X0Y38 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,14] GCLK_TEST_BUFE3_X0Y39 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,15] GCLK_TEST_BUFE3_X0Y40 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,16] GCLK_TEST_BUFE3_X0Y41 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,17] GCLK_TEST_BUFE3_X0Y42 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,19] GCLK_TEST_BUFE3_X0Y44 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,20] GCLK_TEST_BUFE3_X0Y45 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,21] GCLK_TEST_BUFE3_X0Y46 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,22] GCLK_TEST_BUFE3_X0Y47 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,23] GCLK_TEST_BUFE3_X0Y48 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,24] GCLK_TEST_BUFE3_X0Y49 MMCM MMCM[0,0] MMCM_X0Y1 BUFGCE BUFGCE[0,0] BUFGCE_X0Y24 BUFGCE BUFGCE[0,1] BUFGCE_X0Y25 BUFGCE BUFGCE[0,2] BUFGCE_X0Y26 BUFGCE BUFGCE[0,3] BUFGCE_X0Y27 BUFGCE BUFGCE[0,4] BUFGCE_X0Y28 BUFGCE BUFGCE[0,5] BUFGCE_X0Y29 BUFGCE BUFGCE[0,6] BUFGCE_X0Y30 BUFGCE BUFGCE[0,7] BUFGCE_X0Y31 BUFGCE BUFGCE[0,8] BUFGCE_X0Y32 BUFGCE BUFGCE[0,9] BUFGCE_X0Y33 BUFGCE BUFGCE[0,10] BUFGCE_X0Y34 BUFGCE BUFGCE[0,11] BUFGCE_X0Y35 BUFGCE BUFGCE[0,12] BUFGCE_X0Y36 BUFGCE BUFGCE[0,13] BUFGCE_X0Y37 BUFGCE BUFGCE[0,14] BUFGCE_X0Y38 BUFGCE BUFGCE[0,15] BUFGCE_X0Y39 BUFGCE BUFGCE[0,16] BUFGCE_X0Y40 BUFGCE BUFGCE[0,17] BUFGCE_X0Y41 BUFGCE BUFGCE[0,18] BUFGCE_X0Y42 BUFGCE BUFGCE[0,19] BUFGCE_X0Y43 BUFGCE BUFGCE[0,20] BUFGCE_X0Y44 BUFGCE BUFGCE[0,21] BUFGCE_X0Y45 BUFGCE BUFGCE[0,22] BUFGCE_X0Y46 BUFGCE BUFGCE[0,23] BUFGCE_X0Y47 BUFCE_ROW BUFCE_ROW[0,0] BUFCE_ROW_X0Y24 BUFCE_ROW BUFCE_ROW[0,1] BUFCE_ROW_X0Y25 BUFCE_ROW BUFCE_ROW[0,2] BUFCE_ROW_X0Y26 BUFCE_ROW BUFCE_ROW[0,3] BUFCE_ROW_X0Y27 BUFCE_ROW BUFCE_ROW[0,4] BUFCE_ROW_X0Y28 BUFCE_ROW BUFCE_ROW[0,5] BUFCE_ROW_X0Y29 BUFCE_ROW BUFCE_ROW[0,6] BUFCE_ROW_X0Y30 BUFCE_ROW BUFCE_ROW[0,7] BUFCE_ROW_X0Y31 BUFCE_ROW BUFCE_ROW[0,8] BUFCE_ROW_X0Y32 BUFCE_ROW BUFCE_ROW[0,9] BUFCE_ROW_X0Y33 BUFCE_ROW BUFCE_ROW[0,10] BUFCE_ROW_X0Y34 BUFCE_ROW BUFCE_ROW[0,11] BUFCE_ROW_X0Y35 BUFCE_ROW BUFCE_ROW[0,12] BUFCE_ROW_X0Y36 BUFCE_ROW BUFCE_ROW[0,13] BUFCE_ROW_X0Y37 BUFCE_ROW BUFCE_ROW[0,14] BUFCE_ROW_X0Y38 BUFCE_ROW BUFCE_ROW[0,15] BUFCE_ROW_X0Y39 BUFCE_ROW BUFCE_ROW[0,16] BUFCE_ROW_X0Y40 BUFCE_ROW BUFCE_ROW[0,17] BUFCE_ROW_X0Y41 BUFCE_ROW BUFCE_ROW[0,18] BUFCE_ROW_X0Y42 BUFCE_ROW BUFCE_ROW[0,19] BUFCE_ROW_X0Y43 BUFCE_ROW BUFCE_ROW[0,20] BUFCE_ROW_X0Y44 BUFCE_ROW BUFCE_ROW[0,21] BUFCE_ROW_X0Y45 BUFCE_ROW BUFCE_ROW[0,22] BUFCE_ROW_X0Y46 BUFCE_ROW BUFCE_ROW[0,23] BUFCE_ROW_X0Y47 BUFGCTRL BUFGCTRL[0,0] BUFGCTRL_X0Y8 BUFGCTRL BUFGCTRL[0,1] BUFGCTRL_X0Y9 BUFGCTRL BUFGCTRL[0,2] BUFGCTRL_X0Y10 BUFGCTRL BUFGCTRL[0,3] BUFGCTRL_X0Y11 BUFGCTRL BUFGCTRL[0,4] BUFGCTRL_X0Y12 BUFGCTRL BUFGCTRL[0,5] BUFGCTRL_X0Y13 BUFGCTRL BUFGCTRL[0,6] BUFGCTRL_X0Y14 BUFGCTRL BUFGCTRL[0,7] BUFGCTRL_X0Y15 BUFGCE_DIV BUFGCE_DIV[0,0] BUFGCE_DIV_X0Y4 BUFGCE_DIV BUFGCE_DIV[0,1] BUFGCE_DIV_X0Y5 BUFGCE_DIV BUFGCE_DIV[0,2] BUFGCE_DIV_X0Y6 BUFGCE_DIV BUFGCE_DIV[0,3] BUFGCE_DIV_X0Y7 PLL PLL[0,0] PLL_X0Y2 PLL PLL[0,1] PLL_X0Y3 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y119 |
INT INT_X0Y119 |
CLEL_R CLEL_R_X0Y119 SLICEL SLICE[0,0] SLICE_X0Y119 |
CFRM_CBRK_L CFRM_CBRK_L_X0Y90 |
AMS_M12BUF_AMS_LASSEN_TERM_TOP_L_FT AMS_M12BUF_AMS_LASSEN_TERM_TOP_L_FT_X1Y90 |
CLEM CLEM_X1Y119 SLICEM SLICE[0,0] SLICE_X1Y119 |
INT INT_X1Y119 |
CLEL_R CLEL_R_X1Y119 SLICEL SLICE[0,0] SLICE_X2Y119 |
BRAM BRAM_X2Y115 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y46 RAMB181 RAMB18[0,1] RAMB18_X0Y47 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y23 |
INT_INTF_L INT_INTF_L_X2Y119 |
INT INT_X2Y119 |
CLEL_R CLEL_R_X2Y119 SLICEL SLICE[0,0] SLICE_X3Y119 |
CFRM_CBRK_L CFRM_CBRK_L_X2Y90 |
AMS_M12BUF_AMS_LASSEN_TERM_TOP_L_FT AMS_M12BUF_AMS_LASSEN_TERM_TOP_L_FT_X3Y90 |
CLEM CLEM_X3Y119 SLICEM SLICE[0,0] SLICE_X4Y119 |
INT INT_X3Y119 |
INT_INTF_R INT_INTF_R_X3Y119 |
DSP DSP_X3Y115 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y46 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y47 |
CLEM CLEM_X4Y119 SLICEM SLICE[0,0] SLICE_X5Y119 |
INT INT_X4Y119 |
CLEL_R CLEL_R_X4Y119 SLICEL SLICE[0,0] SLICE_X6Y119 |
CLEL_L CLEL_L_X5Y119 SLICEL SLICE[0,0] SLICE_X7Y119 |
INT INT_X5Y119 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y119 |
CFRM_CBRK_CTR_RIGHT_L_FT CFRM_CBRK_CTR_RIGHT_L_FT_X5Y90 |
AMS_M12BUF_AMS_LASSEN_IO_TOP_L_FT AMS_M12BUF_AMS_LASSEN_IO_TOP_L_FT_X5Y90 |
AMS_AMS_FILL_LC_FT AMS_AMS_FILL_LC_FT_X5Y90 |
AMS AMS_X6Y90 SYSMONE4 SYSMONE4[0,0] SYSMONE4_X0Y0 |
CFRM_AMS_CFGIO CFRM_AMS_CFGIO_X6Y60 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y119 |
INT INT_X6Y119 |
CLEL_R CLEL_R_X6Y119 SLICEL SLICE[0,0] SLICE_X8Y119 |
CLEL_L CLEL_L_X7Y119 SLICEL SLICE[0,0] SLICE_X9Y119 |
INT INT_X7Y119 |
CLEL_R CLEL_R_X7Y119 SLICEL SLICE[0,0] SLICE_X10Y119 |
BRAM BRAM_X8Y115 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y46 RAMB181 RAMB18[0,1] RAMB18_X1Y47 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y23 |
INT_INTF_L INT_INTF_L_X8Y119 |
INT INT_X8Y119 |
CLEL_R CLEL_R_X8Y119 SLICEL SLICE[0,0] SLICE_X11Y119 |
AMS_M12BUF_AMS_LASSEN_IO_TOP_R_FT AMS_M12BUF_AMS_LASSEN_IO_TOP_R_FT_X8Y90 |
CFRM_CBRK_R CFRM_CBRK_R_X9Y90 |
CLEM_R CLEM_R_X9Y119 SLICEM SLICE[0,0] SLICE_X12Y119 |
INT INT_X9Y119 |
CLEL_R CLEL_R_X9Y119 SLICEL SLICE[0,0] SLICE_X13Y119 |
CLEL_L CLEL_L_X10Y119 SLICEL SLICE[0,0] SLICE_X14Y119 |
INT INT_X10Y119 |
CLEL_R CLEL_R_X10Y119 SLICEL SLICE[0,0] SLICE_X15Y119 |
CLEL_L CLEL_L_X11Y119 SLICEL SLICE[0,0] SLICE_X16Y119 |
INT INT_X11Y119 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y119 |
AMS_M12BUF_CTR_RIGHT_TOP_R_FT AMS_M12BUF_CTR_RIGHT_TOP_R_FT_X11Y90 |
CFRM_CBRK_CTR_RIGHT_R_FT CFRM_CBRK_CTR_RIGHT_R_FT_X11Y90 |
HDIOLC_HDIOL_TOP_RIGHT_AUX_FT HDIOLC_HDIOL_TOP_RIGHT_AUX_FT_X11Y90 HDIOB_M IOB[0,0] IOB_X2Y127 HDIOB_S IOB[0,1] IOB_X2Y128 HDIOB_M IOB[0,2] IOB_X2Y129 HDIOB_S IOB[0,3] IOB_X2Y130 HDIOB_M IOB[0,4] IOB_X2Y131 HDIOB_S IOB[0,5] IOB_X2Y132 HDIOB_M IOB[0,6] IOB_X2Y133 HDIOB_S IOB[0,7] IOB_X2Y134 HDIOB_M IOB[0,8] IOB_X2Y135 HDIOB_S IOB[0,9] IOB_X2Y136 HDIOB_M IOB[0,10] IOB_X2Y137 HDIOB_S IOB[0,11] IOB_X2Y138 HDIOB_M IOB[0,12] IOB_X2Y139 HDIOB_S IOB[0,13] IOB_X2Y140 HDIOB_M IOB[0,14] IOB_X2Y141 HDIOB_S IOB[0,15] IOB_X2Y142 HDIOB_M IOB[0,16] IOB_X2Y143 HDIOB_S IOB[0,17] IOB_X2Y144 HDIOB_M IOB[0,18] IOB_X2Y145 HDIOB_S IOB[0,19] IOB_X2Y146 HDIOB_M IOB[0,20] IOB_X2Y147 HDIOB_S IOB[0,21] IOB_X2Y148 HDIOB_M IOB[0,22] IOB_X2Y149 HDIOB_S IOB[0,23] IOB_X2Y150 HDIOB_M IOB[0,24] IOB_X2Y151 HDIOB_S IOB[0,25] IOB_X2Y152 HDIOB_M IOB[0,26] IOB_X2Y153 HDIOB_S IOB[0,27] IOB_X2Y154 HDIOB_M IOB[0,28] IOB_X2Y155 HDIOB_S IOB[0,29] IOB_X2Y156 HDIOB_M IOB[0,30] IOB_X2Y157 HDIOB_S IOB[0,31] IOB_X2Y158 HDIOB_M IOB[0,32] IOB_X2Y159 HDIOB_S IOB[0,33] IOB_X2Y160 HDIOB_M IOB[0,34] IOB_X2Y161 HDIOB_S IOB[0,35] IOB_X2Y162 HDIOB_M IOB[0,36] IOB_X2Y163 HDIOB_S IOB[0,37] IOB_X2Y164 HDIOB_M IOB[0,38] IOB_X2Y165 HDIOB_S IOB[0,39] IOB_X2Y166 HDIOB_M IOB[0,40] IOB_X2Y167 HDIOB_S IOB[0,41] IOB_X2Y168 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X1Y63 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X1Y64 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X1Y65 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X1Y66 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X1Y67 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X1Y68 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X1Y69 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X1Y70 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X1Y71 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X1Y72 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X1Y73 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X1Y74 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X1Y75 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X1Y76 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X1Y77 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X1Y78 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X1Y79 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X1Y80 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X1Y81 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X1Y82 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X1Y83 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X1Y63 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X1Y64 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X1Y65 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X1Y66 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X1Y67 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X1Y68 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X1Y69 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X1Y70 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X1Y71 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X1Y72 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X1Y73 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X1Y74 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X1Y75 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X1Y76 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X1Y77 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X1Y78 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X1Y79 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X1Y80 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X1Y81 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X1Y82 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X1Y83 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X1Y63 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X1Y64 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X1Y65 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X1Y66 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X1Y67 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X1Y68 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X1Y69 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X1Y70 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X1Y71 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X1Y72 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X1Y73 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X1Y74 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X1Y75 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X1Y76 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X1Y77 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X1Y78 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X1Y79 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X1Y80 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X1Y81 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X1Y82 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X1Y83 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X1Y6 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X1Y7 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X1Y3 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X1Y9 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X1Y10 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X1Y11 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y118 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y118 |
INT INT_X0Y118 |
CLEL_R CLEL_R_X0Y118 SLICEL SLICE[0,0] SLICE_X0Y118 |
CLEM CLEM_X1Y118 SLICEM SLICE[0,0] SLICE_X1Y118 |
INT INT_X1Y118 |
CLEL_R CLEL_R_X1Y118 SLICEL SLICE[0,0] SLICE_X2Y118 |
INT_INTF_L INT_INTF_L_X2Y118 |
INT INT_X2Y118 |
CLEL_R CLEL_R_X2Y118 SLICEL SLICE[0,0] SLICE_X3Y118 |
CLEM CLEM_X3Y118 SLICEM SLICE[0,0] SLICE_X4Y118 |
INT INT_X3Y118 |
INT_INTF_R INT_INTF_R_X3Y118 |
CLEM CLEM_X4Y118 SLICEM SLICE[0,0] SLICE_X5Y118 |
INT INT_X4Y118 |
CLEL_R CLEL_R_X4Y118 SLICEL SLICE[0,0] SLICE_X6Y118 |
CLEL_L CLEL_L_X5Y118 SLICEL SLICE[0,0] SLICE_X7Y118 |
INT INT_X5Y118 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y118 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y118 |
INT INT_X6Y118 |
CLEL_R CLEL_R_X6Y118 SLICEL SLICE[0,0] SLICE_X8Y118 |
CLEL_L CLEL_L_X7Y118 SLICEL SLICE[0,0] SLICE_X9Y118 |
INT INT_X7Y118 |
CLEL_R CLEL_R_X7Y118 SLICEL SLICE[0,0] SLICE_X10Y118 |
INT_INTF_L INT_INTF_L_X8Y118 |
INT INT_X8Y118 |
CLEL_R CLEL_R_X8Y118 SLICEL SLICE[0,0] SLICE_X11Y118 |
CLEM_R CLEM_R_X9Y118 SLICEM SLICE[0,0] SLICE_X12Y118 |
INT INT_X9Y118 |
CLEL_R CLEL_R_X9Y118 SLICEL SLICE[0,0] SLICE_X13Y118 |
CLEL_L CLEL_L_X10Y118 SLICEL SLICE[0,0] SLICE_X14Y118 |
INT INT_X10Y118 |
CLEL_R CLEL_R_X10Y118 SLICEL SLICE[0,0] SLICE_X15Y118 |
CLEL_L CLEL_L_X11Y118 SLICEL SLICE[0,0] SLICE_X16Y118 |
INT INT_X11Y118 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y118 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y117 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y117 |
INT INT_X0Y117 |
CLEL_R CLEL_R_X0Y117 SLICEL SLICE[0,0] SLICE_X0Y117 |
CLEM CLEM_X1Y117 SLICEM SLICE[0,0] SLICE_X1Y117 |
INT INT_X1Y117 |
CLEL_R CLEL_R_X1Y117 SLICEL SLICE[0,0] SLICE_X2Y117 |
INT_INTF_L INT_INTF_L_X2Y117 |
INT INT_X2Y117 |
CLEL_R CLEL_R_X2Y117 SLICEL SLICE[0,0] SLICE_X3Y117 |
CLEM CLEM_X3Y117 SLICEM SLICE[0,0] SLICE_X4Y117 |
INT INT_X3Y117 |
INT_INTF_R INT_INTF_R_X3Y117 |
CLEM CLEM_X4Y117 SLICEM SLICE[0,0] SLICE_X5Y117 |
INT INT_X4Y117 |
CLEL_R CLEL_R_X4Y117 SLICEL SLICE[0,0] SLICE_X6Y117 |
CLEL_L CLEL_L_X5Y117 SLICEL SLICE[0,0] SLICE_X7Y117 |
INT INT_X5Y117 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y117 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y117 |
INT INT_X6Y117 |
CLEL_R CLEL_R_X6Y117 SLICEL SLICE[0,0] SLICE_X8Y117 |
CLEL_L CLEL_L_X7Y117 SLICEL SLICE[0,0] SLICE_X9Y117 |
INT INT_X7Y117 |
CLEL_R CLEL_R_X7Y117 SLICEL SLICE[0,0] SLICE_X10Y117 |
INT_INTF_L INT_INTF_L_X8Y117 |
INT INT_X8Y117 |
CLEL_R CLEL_R_X8Y117 SLICEL SLICE[0,0] SLICE_X11Y117 |
CLEM_R CLEM_R_X9Y117 SLICEM SLICE[0,0] SLICE_X12Y117 |
INT INT_X9Y117 |
CLEL_R CLEL_R_X9Y117 SLICEL SLICE[0,0] SLICE_X13Y117 |
CLEL_L CLEL_L_X10Y117 SLICEL SLICE[0,0] SLICE_X14Y117 |
INT INT_X10Y117 |
CLEL_R CLEL_R_X10Y117 SLICEL SLICE[0,0] SLICE_X15Y117 |
CLEL_L CLEL_L_X11Y117 SLICEL SLICE[0,0] SLICE_X16Y117 |
INT INT_X11Y117 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y117 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y116 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y116 |
INT INT_X0Y116 |
CLEL_R CLEL_R_X0Y116 SLICEL SLICE[0,0] SLICE_X0Y116 |
CLEM CLEM_X1Y116 SLICEM SLICE[0,0] SLICE_X1Y116 |
INT INT_X1Y116 |
CLEL_R CLEL_R_X1Y116 SLICEL SLICE[0,0] SLICE_X2Y116 |
INT_INTF_L INT_INTF_L_X2Y116 |
INT INT_X2Y116 |
CLEL_R CLEL_R_X2Y116 SLICEL SLICE[0,0] SLICE_X3Y116 |
CLEM CLEM_X3Y116 SLICEM SLICE[0,0] SLICE_X4Y116 |
INT INT_X3Y116 |
INT_INTF_R INT_INTF_R_X3Y116 |
CLEM CLEM_X4Y116 SLICEM SLICE[0,0] SLICE_X5Y116 |
INT INT_X4Y116 |
CLEL_R CLEL_R_X4Y116 SLICEL SLICE[0,0] SLICE_X6Y116 |
CLEL_L CLEL_L_X5Y116 SLICEL SLICE[0,0] SLICE_X7Y116 |
INT INT_X5Y116 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y116 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y116 |
INT INT_X6Y116 |
CLEL_R CLEL_R_X6Y116 SLICEL SLICE[0,0] SLICE_X8Y116 |
CLEL_L CLEL_L_X7Y116 SLICEL SLICE[0,0] SLICE_X9Y116 |
INT INT_X7Y116 |
CLEL_R CLEL_R_X7Y116 SLICEL SLICE[0,0] SLICE_X10Y116 |
INT_INTF_L INT_INTF_L_X8Y116 |
INT INT_X8Y116 |
CLEL_R CLEL_R_X8Y116 SLICEL SLICE[0,0] SLICE_X11Y116 |
CLEM_R CLEM_R_X9Y116 SLICEM SLICE[0,0] SLICE_X12Y116 |
INT INT_X9Y116 |
CLEL_R CLEL_R_X9Y116 SLICEL SLICE[0,0] SLICE_X13Y116 |
CLEL_L CLEL_L_X10Y116 SLICEL SLICE[0,0] SLICE_X14Y116 |
INT INT_X10Y116 |
CLEL_R CLEL_R_X10Y116 SLICEL SLICE[0,0] SLICE_X15Y116 |
CLEL_L CLEL_L_X11Y116 SLICEL SLICE[0,0] SLICE_X16Y116 |
INT INT_X11Y116 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y116 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y115 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y115 |
INT INT_X0Y115 |
CLEL_R CLEL_R_X0Y115 SLICEL SLICE[0,0] SLICE_X0Y115 |
CLEM CLEM_X1Y115 SLICEM SLICE[0,0] SLICE_X1Y115 |
INT INT_X1Y115 |
CLEL_R CLEL_R_X1Y115 SLICEL SLICE[0,0] SLICE_X2Y115 |
INT_INTF_L INT_INTF_L_X2Y115 |
INT INT_X2Y115 |
CLEL_R CLEL_R_X2Y115 SLICEL SLICE[0,0] SLICE_X3Y115 |
CLEM CLEM_X3Y115 SLICEM SLICE[0,0] SLICE_X4Y115 |
INT INT_X3Y115 |
INT_INTF_R INT_INTF_R_X3Y115 |
CLEM CLEM_X4Y115 SLICEM SLICE[0,0] SLICE_X5Y115 |
INT INT_X4Y115 |
CLEL_R CLEL_R_X4Y115 SLICEL SLICE[0,0] SLICE_X6Y115 |
CLEL_L CLEL_L_X5Y115 SLICEL SLICE[0,0] SLICE_X7Y115 |
INT INT_X5Y115 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y115 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y115 |
INT INT_X6Y115 |
CLEL_R CLEL_R_X6Y115 SLICEL SLICE[0,0] SLICE_X8Y115 |
CLEL_L CLEL_L_X7Y115 SLICEL SLICE[0,0] SLICE_X9Y115 |
INT INT_X7Y115 |
CLEL_R CLEL_R_X7Y115 SLICEL SLICE[0,0] SLICE_X10Y115 |
INT_INTF_L INT_INTF_L_X8Y115 |
INT INT_X8Y115 |
CLEL_R CLEL_R_X8Y115 SLICEL SLICE[0,0] SLICE_X11Y115 |
CLEM_R CLEM_R_X9Y115 SLICEM SLICE[0,0] SLICE_X12Y115 |
INT INT_X9Y115 |
CLEL_R CLEL_R_X9Y115 SLICEL SLICE[0,0] SLICE_X13Y115 |
CLEL_L CLEL_L_X10Y115 SLICEL SLICE[0,0] SLICE_X14Y115 |
INT INT_X10Y115 |
CLEL_R CLEL_R_X10Y115 SLICEL SLICE[0,0] SLICE_X15Y115 |
CLEL_L CLEL_L_X11Y115 SLICEL SLICE[0,0] SLICE_X16Y115 |
INT INT_X11Y115 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y115 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y114 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y114 |
INT INT_X0Y114 |
CLEL_R CLEL_R_X0Y114 SLICEL SLICE[0,0] SLICE_X0Y114 |
CLEM CLEM_X1Y114 SLICEM SLICE[0,0] SLICE_X1Y114 |
INT INT_X1Y114 |
CLEL_R CLEL_R_X1Y114 SLICEL SLICE[0,0] SLICE_X2Y114 |
BRAM BRAM_X2Y110 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y44 RAMB181 RAMB18[0,1] RAMB18_X0Y45 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y22 |
INT_INTF_L INT_INTF_L_X2Y114 |
INT INT_X2Y114 |
CLEL_R CLEL_R_X2Y114 SLICEL SLICE[0,0] SLICE_X3Y114 |
CLEM CLEM_X3Y114 SLICEM SLICE[0,0] SLICE_X4Y114 |
INT INT_X3Y114 |
INT_INTF_R INT_INTF_R_X3Y114 |
DSP DSP_X3Y110 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y44 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y45 |
CLEM CLEM_X4Y114 SLICEM SLICE[0,0] SLICE_X5Y114 |
INT INT_X4Y114 |
CLEL_R CLEL_R_X4Y114 SLICEL SLICE[0,0] SLICE_X6Y114 |
CLEL_L CLEL_L_X5Y114 SLICEL SLICE[0,0] SLICE_X7Y114 |
INT INT_X5Y114 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y114 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y114 |
INT INT_X6Y114 |
CLEL_R CLEL_R_X6Y114 SLICEL SLICE[0,0] SLICE_X8Y114 |
CLEL_L CLEL_L_X7Y114 SLICEL SLICE[0,0] SLICE_X9Y114 |
INT INT_X7Y114 |
CLEL_R CLEL_R_X7Y114 SLICEL SLICE[0,0] SLICE_X10Y114 |
BRAM BRAM_X8Y110 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y44 RAMB181 RAMB18[0,1] RAMB18_X1Y45 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y22 |
INT_INTF_L INT_INTF_L_X8Y114 |
INT INT_X8Y114 |
CLEL_R CLEL_R_X8Y114 SLICEL SLICE[0,0] SLICE_X11Y114 |
CLEM_R CLEM_R_X9Y114 SLICEM SLICE[0,0] SLICE_X12Y114 |
INT INT_X9Y114 |
CLEL_R CLEL_R_X9Y114 SLICEL SLICE[0,0] SLICE_X13Y114 |
CLEL_L CLEL_L_X10Y114 SLICEL SLICE[0,0] SLICE_X14Y114 |
INT INT_X10Y114 |
CLEL_R CLEL_R_X10Y114 SLICEL SLICE[0,0] SLICE_X15Y114 |
CLEL_L CLEL_L_X11Y114 SLICEL SLICE[0,0] SLICE_X16Y114 |
INT INT_X11Y114 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y114 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y113 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y113 |
INT INT_X0Y113 |
CLEL_R CLEL_R_X0Y113 SLICEL SLICE[0,0] SLICE_X0Y113 |
CLEM CLEM_X1Y113 SLICEM SLICE[0,0] SLICE_X1Y113 |
INT INT_X1Y113 |
CLEL_R CLEL_R_X1Y113 SLICEL SLICE[0,0] SLICE_X2Y113 |
INT_INTF_L INT_INTF_L_X2Y113 |
INT INT_X2Y113 |
CLEL_R CLEL_R_X2Y113 SLICEL SLICE[0,0] SLICE_X3Y113 |
CLEM CLEM_X3Y113 SLICEM SLICE[0,0] SLICE_X4Y113 |
INT INT_X3Y113 |
INT_INTF_R INT_INTF_R_X3Y113 |
CLEM CLEM_X4Y113 SLICEM SLICE[0,0] SLICE_X5Y113 |
INT INT_X4Y113 |
CLEL_R CLEL_R_X4Y113 SLICEL SLICE[0,0] SLICE_X6Y113 |
CLEL_L CLEL_L_X5Y113 SLICEL SLICE[0,0] SLICE_X7Y113 |
INT INT_X5Y113 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y113 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y113 |
INT INT_X6Y113 |
CLEL_R CLEL_R_X6Y113 SLICEL SLICE[0,0] SLICE_X8Y113 |
CLEL_L CLEL_L_X7Y113 SLICEL SLICE[0,0] SLICE_X9Y113 |
INT INT_X7Y113 |
CLEL_R CLEL_R_X7Y113 SLICEL SLICE[0,0] SLICE_X10Y113 |
INT_INTF_L INT_INTF_L_X8Y113 |
INT INT_X8Y113 |
CLEL_R CLEL_R_X8Y113 SLICEL SLICE[0,0] SLICE_X11Y113 |
CLEM_R CLEM_R_X9Y113 SLICEM SLICE[0,0] SLICE_X12Y113 |
INT INT_X9Y113 |
CLEL_R CLEL_R_X9Y113 SLICEL SLICE[0,0] SLICE_X13Y113 |
CLEL_L CLEL_L_X10Y113 SLICEL SLICE[0,0] SLICE_X14Y113 |
INT INT_X10Y113 |
CLEL_R CLEL_R_X10Y113 SLICEL SLICE[0,0] SLICE_X15Y113 |
CLEL_L CLEL_L_X11Y113 SLICEL SLICE[0,0] SLICE_X16Y113 |
INT INT_X11Y113 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y113 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y112 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y112 |
INT INT_X0Y112 |
CLEL_R CLEL_R_X0Y112 SLICEL SLICE[0,0] SLICE_X0Y112 |
CLEM CLEM_X1Y112 SLICEM SLICE[0,0] SLICE_X1Y112 |
INT INT_X1Y112 |
CLEL_R CLEL_R_X1Y112 SLICEL SLICE[0,0] SLICE_X2Y112 |
INT_INTF_L INT_INTF_L_X2Y112 |
INT INT_X2Y112 |
CLEL_R CLEL_R_X2Y112 SLICEL SLICE[0,0] SLICE_X3Y112 |
CLEM CLEM_X3Y112 SLICEM SLICE[0,0] SLICE_X4Y112 |
INT INT_X3Y112 |
INT_INTF_R INT_INTF_R_X3Y112 |
CLEM CLEM_X4Y112 SLICEM SLICE[0,0] SLICE_X5Y112 |
INT INT_X4Y112 |
CLEL_R CLEL_R_X4Y112 SLICEL SLICE[0,0] SLICE_X6Y112 |
CLEL_L CLEL_L_X5Y112 SLICEL SLICE[0,0] SLICE_X7Y112 |
INT INT_X5Y112 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y112 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y112 |
INT INT_X6Y112 |
CLEL_R CLEL_R_X6Y112 SLICEL SLICE[0,0] SLICE_X8Y112 |
CLEL_L CLEL_L_X7Y112 SLICEL SLICE[0,0] SLICE_X9Y112 |
INT INT_X7Y112 |
CLEL_R CLEL_R_X7Y112 SLICEL SLICE[0,0] SLICE_X10Y112 |
INT_INTF_L INT_INTF_L_X8Y112 |
INT INT_X8Y112 |
CLEL_R CLEL_R_X8Y112 SLICEL SLICE[0,0] SLICE_X11Y112 |
CLEM_R CLEM_R_X9Y112 SLICEM SLICE[0,0] SLICE_X12Y112 |
INT INT_X9Y112 |
CLEL_R CLEL_R_X9Y112 SLICEL SLICE[0,0] SLICE_X13Y112 |
CLEL_L CLEL_L_X10Y112 SLICEL SLICE[0,0] SLICE_X14Y112 |
INT INT_X10Y112 |
CLEL_R CLEL_R_X10Y112 SLICEL SLICE[0,0] SLICE_X15Y112 |
CLEL_L CLEL_L_X11Y112 SLICEL SLICE[0,0] SLICE_X16Y112 |
INT INT_X11Y112 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y112 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y111 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y111 |
INT INT_X0Y111 |
CLEL_R CLEL_R_X0Y111 SLICEL SLICE[0,0] SLICE_X0Y111 |
CLEM CLEM_X1Y111 SLICEM SLICE[0,0] SLICE_X1Y111 |
INT INT_X1Y111 |
CLEL_R CLEL_R_X1Y111 SLICEL SLICE[0,0] SLICE_X2Y111 |
INT_INTF_L INT_INTF_L_X2Y111 |
INT INT_X2Y111 |
CLEL_R CLEL_R_X2Y111 SLICEL SLICE[0,0] SLICE_X3Y111 |
CLEM CLEM_X3Y111 SLICEM SLICE[0,0] SLICE_X4Y111 |
INT INT_X3Y111 |
INT_INTF_R INT_INTF_R_X3Y111 |
CLEM CLEM_X4Y111 SLICEM SLICE[0,0] SLICE_X5Y111 |
INT INT_X4Y111 |
CLEL_R CLEL_R_X4Y111 SLICEL SLICE[0,0] SLICE_X6Y111 |
CLEL_L CLEL_L_X5Y111 SLICEL SLICE[0,0] SLICE_X7Y111 |
INT INT_X5Y111 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y111 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y111 |
INT INT_X6Y111 |
CLEL_R CLEL_R_X6Y111 SLICEL SLICE[0,0] SLICE_X8Y111 |
CLEL_L CLEL_L_X7Y111 SLICEL SLICE[0,0] SLICE_X9Y111 |
INT INT_X7Y111 |
CLEL_R CLEL_R_X7Y111 SLICEL SLICE[0,0] SLICE_X10Y111 |
INT_INTF_L INT_INTF_L_X8Y111 |
INT INT_X8Y111 |
CLEL_R CLEL_R_X8Y111 SLICEL SLICE[0,0] SLICE_X11Y111 |
CLEM_R CLEM_R_X9Y111 SLICEM SLICE[0,0] SLICE_X12Y111 |
INT INT_X9Y111 |
CLEL_R CLEL_R_X9Y111 SLICEL SLICE[0,0] SLICE_X13Y111 |
CLEL_L CLEL_L_X10Y111 SLICEL SLICE[0,0] SLICE_X14Y111 |
INT INT_X10Y111 |
CLEL_R CLEL_R_X10Y111 SLICEL SLICE[0,0] SLICE_X15Y111 |
CLEL_L CLEL_L_X11Y111 SLICEL SLICE[0,0] SLICE_X16Y111 |
INT INT_X11Y111 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y111 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y110 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y110 |
INT INT_X0Y110 |
CLEL_R CLEL_R_X0Y110 SLICEL SLICE[0,0] SLICE_X0Y110 |
CLEM CLEM_X1Y110 SLICEM SLICE[0,0] SLICE_X1Y110 |
INT INT_X1Y110 |
CLEL_R CLEL_R_X1Y110 SLICEL SLICE[0,0] SLICE_X2Y110 |
INT_INTF_L INT_INTF_L_X2Y110 |
INT INT_X2Y110 |
CLEL_R CLEL_R_X2Y110 SLICEL SLICE[0,0] SLICE_X3Y110 |
CLEM CLEM_X3Y110 SLICEM SLICE[0,0] SLICE_X4Y110 |
INT INT_X3Y110 |
INT_INTF_R INT_INTF_R_X3Y110 |
CLEM CLEM_X4Y110 SLICEM SLICE[0,0] SLICE_X5Y110 |
INT INT_X4Y110 |
CLEL_R CLEL_R_X4Y110 SLICEL SLICE[0,0] SLICE_X6Y110 |
CLEL_L CLEL_L_X5Y110 SLICEL SLICE[0,0] SLICE_X7Y110 |
INT INT_X5Y110 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y110 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y110 |
INT INT_X6Y110 |
CLEL_R CLEL_R_X6Y110 SLICEL SLICE[0,0] SLICE_X8Y110 |
CLEL_L CLEL_L_X7Y110 SLICEL SLICE[0,0] SLICE_X9Y110 |
INT INT_X7Y110 |
CLEL_R CLEL_R_X7Y110 SLICEL SLICE[0,0] SLICE_X10Y110 |
INT_INTF_L INT_INTF_L_X8Y110 |
INT INT_X8Y110 |
CLEL_R CLEL_R_X8Y110 SLICEL SLICE[0,0] SLICE_X11Y110 |
CLEM_R CLEM_R_X9Y110 SLICEM SLICE[0,0] SLICE_X12Y110 |
INT INT_X9Y110 |
CLEL_R CLEL_R_X9Y110 SLICEL SLICE[0,0] SLICE_X13Y110 |
CLEL_L CLEL_L_X10Y110 SLICEL SLICE[0,0] SLICE_X14Y110 |
INT INT_X10Y110 |
CLEL_R CLEL_R_X10Y110 SLICEL SLICE[0,0] SLICE_X15Y110 |
CLEL_L CLEL_L_X11Y110 SLICEL SLICE[0,0] SLICE_X16Y110 |
INT INT_X11Y110 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y110 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y109 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y109 |
INT INT_X0Y109 |
CLEL_R CLEL_R_X0Y109 SLICEL SLICE[0,0] SLICE_X0Y109 |
CLEM CLEM_X1Y109 SLICEM SLICE[0,0] SLICE_X1Y109 |
INT INT_X1Y109 |
CLEL_R CLEL_R_X1Y109 SLICEL SLICE[0,0] SLICE_X2Y109 |
BRAM BRAM_X2Y105 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y42 RAMB181 RAMB18[0,1] RAMB18_X0Y43 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y21 |
INT_INTF_L INT_INTF_L_X2Y109 |
INT INT_X2Y109 |
CLEL_R CLEL_R_X2Y109 SLICEL SLICE[0,0] SLICE_X3Y109 |
CLEM CLEM_X3Y109 SLICEM SLICE[0,0] SLICE_X4Y109 |
INT INT_X3Y109 |
INT_INTF_R INT_INTF_R_X3Y109 |
DSP DSP_X3Y105 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y42 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y43 |
CLEM CLEM_X4Y109 SLICEM SLICE[0,0] SLICE_X5Y109 |
INT INT_X4Y109 |
CLEL_R CLEL_R_X4Y109 SLICEL SLICE[0,0] SLICE_X6Y109 |
CLEL_L CLEL_L_X5Y109 SLICEL SLICE[0,0] SLICE_X7Y109 |
INT INT_X5Y109 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y109 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y109 |
INT INT_X6Y109 |
CLEL_R CLEL_R_X6Y109 SLICEL SLICE[0,0] SLICE_X8Y109 |
CLEL_L CLEL_L_X7Y109 SLICEL SLICE[0,0] SLICE_X9Y109 |
INT INT_X7Y109 |
CLEL_R CLEL_R_X7Y109 SLICEL SLICE[0,0] SLICE_X10Y109 |
BRAM BRAM_X8Y105 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y42 RAMB181 RAMB18[0,1] RAMB18_X1Y43 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y21 |
INT_INTF_L INT_INTF_L_X8Y109 |
INT INT_X8Y109 |
CLEL_R CLEL_R_X8Y109 SLICEL SLICE[0,0] SLICE_X11Y109 |
CLEM_R CLEM_R_X9Y109 SLICEM SLICE[0,0] SLICE_X12Y109 |
INT INT_X9Y109 |
CLEL_R CLEL_R_X9Y109 SLICEL SLICE[0,0] SLICE_X13Y109 |
CLEL_L CLEL_L_X10Y109 SLICEL SLICE[0,0] SLICE_X14Y109 |
INT INT_X10Y109 |
CLEL_R CLEL_R_X10Y109 SLICEL SLICE[0,0] SLICE_X15Y109 |
CLEL_L CLEL_L_X11Y109 SLICEL SLICE[0,0] SLICE_X16Y109 |
INT INT_X11Y109 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y109 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y108 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y108 |
INT INT_X0Y108 |
CLEL_R CLEL_R_X0Y108 SLICEL SLICE[0,0] SLICE_X0Y108 |
CLEM CLEM_X1Y108 SLICEM SLICE[0,0] SLICE_X1Y108 |
INT INT_X1Y108 |
CLEL_R CLEL_R_X1Y108 SLICEL SLICE[0,0] SLICE_X2Y108 |
INT_INTF_L INT_INTF_L_X2Y108 |
INT INT_X2Y108 |
CLEL_R CLEL_R_X2Y108 SLICEL SLICE[0,0] SLICE_X3Y108 |
CLEM CLEM_X3Y108 SLICEM SLICE[0,0] SLICE_X4Y108 |
INT INT_X3Y108 |
INT_INTF_R INT_INTF_R_X3Y108 |
CLEM CLEM_X4Y108 SLICEM SLICE[0,0] SLICE_X5Y108 |
INT INT_X4Y108 |
CLEL_R CLEL_R_X4Y108 SLICEL SLICE[0,0] SLICE_X6Y108 |
CLEL_L CLEL_L_X5Y108 SLICEL SLICE[0,0] SLICE_X7Y108 |
INT INT_X5Y108 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y108 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y108 |
INT INT_X6Y108 |
CLEL_R CLEL_R_X6Y108 SLICEL SLICE[0,0] SLICE_X8Y108 |
CLEL_L CLEL_L_X7Y108 SLICEL SLICE[0,0] SLICE_X9Y108 |
INT INT_X7Y108 |
CLEL_R CLEL_R_X7Y108 SLICEL SLICE[0,0] SLICE_X10Y108 |
INT_INTF_L INT_INTF_L_X8Y108 |
INT INT_X8Y108 |
CLEL_R CLEL_R_X8Y108 SLICEL SLICE[0,0] SLICE_X11Y108 |
CLEM_R CLEM_R_X9Y108 SLICEM SLICE[0,0] SLICE_X12Y108 |
INT INT_X9Y108 |
CLEL_R CLEL_R_X9Y108 SLICEL SLICE[0,0] SLICE_X13Y108 |
CLEL_L CLEL_L_X10Y108 SLICEL SLICE[0,0] SLICE_X14Y108 |
INT INT_X10Y108 |
CLEL_R CLEL_R_X10Y108 SLICEL SLICE[0,0] SLICE_X15Y108 |
CLEL_L CLEL_L_X11Y108 SLICEL SLICE[0,0] SLICE_X16Y108 |
INT INT_X11Y108 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y108 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y107 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y107 |
INT INT_X0Y107 |
CLEL_R CLEL_R_X0Y107 SLICEL SLICE[0,0] SLICE_X0Y107 |
CLEM CLEM_X1Y107 SLICEM SLICE[0,0] SLICE_X1Y107 |
INT INT_X1Y107 |
CLEL_R CLEL_R_X1Y107 SLICEL SLICE[0,0] SLICE_X2Y107 |
INT_INTF_L INT_INTF_L_X2Y107 |
INT INT_X2Y107 |
CLEL_R CLEL_R_X2Y107 SLICEL SLICE[0,0] SLICE_X3Y107 |
CLEM CLEM_X3Y107 SLICEM SLICE[0,0] SLICE_X4Y107 |
INT INT_X3Y107 |
INT_INTF_R INT_INTF_R_X3Y107 |
CLEM CLEM_X4Y107 SLICEM SLICE[0,0] SLICE_X5Y107 |
INT INT_X4Y107 |
CLEL_R CLEL_R_X4Y107 SLICEL SLICE[0,0] SLICE_X6Y107 |
CLEL_L CLEL_L_X5Y107 SLICEL SLICE[0,0] SLICE_X7Y107 |
INT INT_X5Y107 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y107 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y107 |
INT INT_X6Y107 |
CLEL_R CLEL_R_X6Y107 SLICEL SLICE[0,0] SLICE_X8Y107 |
CLEL_L CLEL_L_X7Y107 SLICEL SLICE[0,0] SLICE_X9Y107 |
INT INT_X7Y107 |
CLEL_R CLEL_R_X7Y107 SLICEL SLICE[0,0] SLICE_X10Y107 |
INT_INTF_L INT_INTF_L_X8Y107 |
INT INT_X8Y107 |
CLEL_R CLEL_R_X8Y107 SLICEL SLICE[0,0] SLICE_X11Y107 |
CLEM_R CLEM_R_X9Y107 SLICEM SLICE[0,0] SLICE_X12Y107 |
INT INT_X9Y107 |
CLEL_R CLEL_R_X9Y107 SLICEL SLICE[0,0] SLICE_X13Y107 |
CLEL_L CLEL_L_X10Y107 SLICEL SLICE[0,0] SLICE_X14Y107 |
INT INT_X10Y107 |
CLEL_R CLEL_R_X10Y107 SLICEL SLICE[0,0] SLICE_X15Y107 |
CLEL_L CLEL_L_X11Y107 SLICEL SLICE[0,0] SLICE_X16Y107 |
INT INT_X11Y107 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y107 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y106 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y106 |
INT INT_X0Y106 |
CLEL_R CLEL_R_X0Y106 SLICEL SLICE[0,0] SLICE_X0Y106 |
CLEM CLEM_X1Y106 SLICEM SLICE[0,0] SLICE_X1Y106 |
INT INT_X1Y106 |
CLEL_R CLEL_R_X1Y106 SLICEL SLICE[0,0] SLICE_X2Y106 |
INT_INTF_L INT_INTF_L_X2Y106 |
INT INT_X2Y106 |
CLEL_R CLEL_R_X2Y106 SLICEL SLICE[0,0] SLICE_X3Y106 |
CLEM CLEM_X3Y106 SLICEM SLICE[0,0] SLICE_X4Y106 |
INT INT_X3Y106 |
INT_INTF_R INT_INTF_R_X3Y106 |
CLEM CLEM_X4Y106 SLICEM SLICE[0,0] SLICE_X5Y106 |
INT INT_X4Y106 |
CLEL_R CLEL_R_X4Y106 SLICEL SLICE[0,0] SLICE_X6Y106 |
CLEL_L CLEL_L_X5Y106 SLICEL SLICE[0,0] SLICE_X7Y106 |
INT INT_X5Y106 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y106 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y106 |
INT INT_X6Y106 |
CLEL_R CLEL_R_X6Y106 SLICEL SLICE[0,0] SLICE_X8Y106 |
CLEL_L CLEL_L_X7Y106 SLICEL SLICE[0,0] SLICE_X9Y106 |
INT INT_X7Y106 |
CLEL_R CLEL_R_X7Y106 SLICEL SLICE[0,0] SLICE_X10Y106 |
INT_INTF_L INT_INTF_L_X8Y106 |
INT INT_X8Y106 |
CLEL_R CLEL_R_X8Y106 SLICEL SLICE[0,0] SLICE_X11Y106 |
CLEM_R CLEM_R_X9Y106 SLICEM SLICE[0,0] SLICE_X12Y106 |
INT INT_X9Y106 |
CLEL_R CLEL_R_X9Y106 SLICEL SLICE[0,0] SLICE_X13Y106 |
CLEL_L CLEL_L_X10Y106 SLICEL SLICE[0,0] SLICE_X14Y106 |
INT INT_X10Y106 |
CLEL_R CLEL_R_X10Y106 SLICEL SLICE[0,0] SLICE_X15Y106 |
CLEL_L CLEL_L_X11Y106 SLICEL SLICE[0,0] SLICE_X16Y106 |
INT INT_X11Y106 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y106 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y105 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y105 |
INT INT_X0Y105 |
CLEL_R CLEL_R_X0Y105 SLICEL SLICE[0,0] SLICE_X0Y105 |
CLEM CLEM_X1Y105 SLICEM SLICE[0,0] SLICE_X1Y105 |
INT INT_X1Y105 |
CLEL_R CLEL_R_X1Y105 SLICEL SLICE[0,0] SLICE_X2Y105 |
INT_INTF_L INT_INTF_L_X2Y105 |
INT INT_X2Y105 |
CLEL_R CLEL_R_X2Y105 SLICEL SLICE[0,0] SLICE_X3Y105 |
CLEM CLEM_X3Y105 SLICEM SLICE[0,0] SLICE_X4Y105 |
INT INT_X3Y105 |
INT_INTF_R INT_INTF_R_X3Y105 |
CLEM CLEM_X4Y105 SLICEM SLICE[0,0] SLICE_X5Y105 |
INT INT_X4Y105 |
CLEL_R CLEL_R_X4Y105 SLICEL SLICE[0,0] SLICE_X6Y105 |
CLEL_L CLEL_L_X5Y105 SLICEL SLICE[0,0] SLICE_X7Y105 |
INT INT_X5Y105 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y105 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y105 |
INT INT_X6Y105 |
CLEL_R CLEL_R_X6Y105 SLICEL SLICE[0,0] SLICE_X8Y105 |
CLEL_L CLEL_L_X7Y105 SLICEL SLICE[0,0] SLICE_X9Y105 |
INT INT_X7Y105 |
CLEL_R CLEL_R_X7Y105 SLICEL SLICE[0,0] SLICE_X10Y105 |
INT_INTF_L INT_INTF_L_X8Y105 |
INT INT_X8Y105 |
CLEL_R CLEL_R_X8Y105 SLICEL SLICE[0,0] SLICE_X11Y105 |
CLEM_R CLEM_R_X9Y105 SLICEM SLICE[0,0] SLICE_X12Y105 |
INT INT_X9Y105 |
CLEL_R CLEL_R_X9Y105 SLICEL SLICE[0,0] SLICE_X13Y105 |
CLEL_L CLEL_L_X10Y105 SLICEL SLICE[0,0] SLICE_X14Y105 |
INT INT_X10Y105 |
CLEL_R CLEL_R_X10Y105 SLICEL SLICE[0,0] SLICE_X15Y105 |
CLEL_L CLEL_L_X11Y105 SLICEL SLICE[0,0] SLICE_X16Y105 |
INT INT_X11Y105 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y105 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y104 |
XIPHY_BYTE_L XIPHY_BYTE_L_X0Y90 RIU_OR RIU_OR[0,0] RIU_OR_X0Y2 BITSLICE_RX_TX BITSLICE_RX_TX[0,0] BITSLICE_RX_TX_X0Y26 BITSLICE_RX_TX BITSLICE_RX_TX[0,1] BITSLICE_RX_TX_X0Y27 BITSLICE_RX_TX BITSLICE_RX_TX[0,2] BITSLICE_RX_TX_X0Y28 BITSLICE_RX_TX BITSLICE_RX_TX[0,3] BITSLICE_RX_TX_X0Y29 BITSLICE_RX_TX BITSLICE_RX_TX[0,4] BITSLICE_RX_TX_X0Y30 BITSLICE_RX_TX BITSLICE_RX_TX[0,5] BITSLICE_RX_TX_X0Y31 BITSLICE_RX_TX BITSLICE_RX_TX[0,6] BITSLICE_RX_TX_X0Y32 BITSLICE_RX_TX BITSLICE_RX_TX[0,7] BITSLICE_RX_TX_X0Y33 BITSLICE_RX_TX BITSLICE_RX_TX[0,8] BITSLICE_RX_TX_X0Y34 BITSLICE_RX_TX BITSLICE_RX_TX[0,9] BITSLICE_RX_TX_X0Y35 BITSLICE_RX_TX BITSLICE_RX_TX[0,10] BITSLICE_RX_TX_X0Y36 BITSLICE_RX_TX BITSLICE_RX_TX[0,11] BITSLICE_RX_TX_X0Y37 BITSLICE_RX_TX BITSLICE_RX_TX[0,12] BITSLICE_RX_TX_X0Y38 BITSLICE_TX BITSLICE_TX[0,0] BITSLICE_TX_X0Y4 BITSLICE_TX BITSLICE_TX[0,1] BITSLICE_TX_X0Y5 PLL_SELECT_SITE PLL_SELECT_SITE[0,0] PLL_SELECT_SITE_X0Y4 PLL_SELECT_SITE PLL_SELECT_SITE[0,1] PLL_SELECT_SITE_X0Y5 BITSLICE_CONTROL BITSLICE_CONTROL[0,0] BITSLICE_CONTROL_X0Y4 BITSLICE_CONTROL BITSLICE_CONTROL[0,1] BITSLICE_CONTROL_X0Y5 XIPHY_FEEDTHROUGH XIPHY_FEEDTHROUGH[0,0] XIPHY_FEEDTHROUGH_X0Y2 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y104 |
INT INT_X0Y104 |
CLEL_R CLEL_R_X0Y104 SLICEL SLICE[0,0] SLICE_X0Y104 |
CLEM CLEM_X1Y104 SLICEM SLICE[0,0] SLICE_X1Y104 |
INT INT_X1Y104 |
CLEL_R CLEL_R_X1Y104 SLICEL SLICE[0,0] SLICE_X2Y104 |
BRAM BRAM_X2Y100 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y40 RAMB181 RAMB18[0,1] RAMB18_X0Y41 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y20 |
INT_INTF_L INT_INTF_L_X2Y104 |
INT INT_X2Y104 |
CLEL_R CLEL_R_X2Y104 SLICEL SLICE[0,0] SLICE_X3Y104 |
CLEM CLEM_X3Y104 SLICEM SLICE[0,0] SLICE_X4Y104 |
INT INT_X3Y104 |
INT_INTF_R INT_INTF_R_X3Y104 |
DSP DSP_X3Y100 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y40 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y41 |
CLEM CLEM_X4Y104 SLICEM SLICE[0,0] SLICE_X5Y104 |
INT INT_X4Y104 |
CLEL_R CLEL_R_X4Y104 SLICEL SLICE[0,0] SLICE_X6Y104 |
CLEL_L CLEL_L_X5Y104 SLICEL SLICE[0,0] SLICE_X7Y104 |
INT INT_X5Y104 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y104 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y104 |
INT INT_X6Y104 |
CLEL_R CLEL_R_X6Y104 SLICEL SLICE[0,0] SLICE_X8Y104 |
CLEL_L CLEL_L_X7Y104 SLICEL SLICE[0,0] SLICE_X9Y104 |
INT INT_X7Y104 |
CLEL_R CLEL_R_X7Y104 SLICEL SLICE[0,0] SLICE_X10Y104 |
BRAM BRAM_X8Y100 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y40 RAMB181 RAMB18[0,1] RAMB18_X1Y41 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y20 |
INT_INTF_L INT_INTF_L_X8Y104 |
INT INT_X8Y104 |
CLEL_R CLEL_R_X8Y104 SLICEL SLICE[0,0] SLICE_X11Y104 |
CLEM_R CLEM_R_X9Y104 SLICEM SLICE[0,0] SLICE_X12Y104 |
INT INT_X9Y104 |
CLEL_R CLEL_R_X9Y104 SLICEL SLICE[0,0] SLICE_X13Y104 |
CLEL_L CLEL_L_X10Y104 SLICEL SLICE[0,0] SLICE_X14Y104 |
INT INT_X10Y104 |
CLEL_R CLEL_R_X10Y104 SLICEL SLICE[0,0] SLICE_X15Y104 |
CLEL_L CLEL_L_X11Y104 SLICEL SLICE[0,0] SLICE_X16Y104 |
INT INT_X11Y104 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y104 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y103 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y103 |
INT INT_X0Y103 |
CLEL_R CLEL_R_X0Y103 SLICEL SLICE[0,0] SLICE_X0Y103 |
CLEM CLEM_X1Y103 SLICEM SLICE[0,0] SLICE_X1Y103 |
INT INT_X1Y103 |
CLEL_R CLEL_R_X1Y103 SLICEL SLICE[0,0] SLICE_X2Y103 |
INT_INTF_L INT_INTF_L_X2Y103 |
INT INT_X2Y103 |
CLEL_R CLEL_R_X2Y103 SLICEL SLICE[0,0] SLICE_X3Y103 |
CLEM CLEM_X3Y103 SLICEM SLICE[0,0] SLICE_X4Y103 |
INT INT_X3Y103 |
INT_INTF_R INT_INTF_R_X3Y103 |
CLEM CLEM_X4Y103 SLICEM SLICE[0,0] SLICE_X5Y103 |
INT INT_X4Y103 |
CLEL_R CLEL_R_X4Y103 SLICEL SLICE[0,0] SLICE_X6Y103 |
CLEL_L CLEL_L_X5Y103 SLICEL SLICE[0,0] SLICE_X7Y103 |
INT INT_X5Y103 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y103 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y103 |
INT INT_X6Y103 |
CLEL_R CLEL_R_X6Y103 SLICEL SLICE[0,0] SLICE_X8Y103 |
CLEL_L CLEL_L_X7Y103 SLICEL SLICE[0,0] SLICE_X9Y103 |
INT INT_X7Y103 |
CLEL_R CLEL_R_X7Y103 SLICEL SLICE[0,0] SLICE_X10Y103 |
INT_INTF_L INT_INTF_L_X8Y103 |
INT INT_X8Y103 |
CLEL_R CLEL_R_X8Y103 SLICEL SLICE[0,0] SLICE_X11Y103 |
CLEM_R CLEM_R_X9Y103 SLICEM SLICE[0,0] SLICE_X12Y103 |
INT INT_X9Y103 |
CLEL_R CLEL_R_X9Y103 SLICEL SLICE[0,0] SLICE_X13Y103 |
CLEL_L CLEL_L_X10Y103 SLICEL SLICE[0,0] SLICE_X14Y103 |
INT INT_X10Y103 |
CLEL_R CLEL_R_X10Y103 SLICEL SLICE[0,0] SLICE_X15Y103 |
CLEL_L CLEL_L_X11Y103 SLICEL SLICE[0,0] SLICE_X16Y103 |
INT INT_X11Y103 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y103 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y102 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y102 |
INT INT_X0Y102 |
CLEL_R CLEL_R_X0Y102 SLICEL SLICE[0,0] SLICE_X0Y102 |
CLEM CLEM_X1Y102 SLICEM SLICE[0,0] SLICE_X1Y102 |
INT INT_X1Y102 |
CLEL_R CLEL_R_X1Y102 SLICEL SLICE[0,0] SLICE_X2Y102 |
INT_INTF_L INT_INTF_L_X2Y102 |
INT INT_X2Y102 |
CLEL_R CLEL_R_X2Y102 SLICEL SLICE[0,0] SLICE_X3Y102 |
CLEM CLEM_X3Y102 SLICEM SLICE[0,0] SLICE_X4Y102 |
INT INT_X3Y102 |
INT_INTF_R INT_INTF_R_X3Y102 |
CLEM CLEM_X4Y102 SLICEM SLICE[0,0] SLICE_X5Y102 |
INT INT_X4Y102 |
CLEL_R CLEL_R_X4Y102 SLICEL SLICE[0,0] SLICE_X6Y102 |
CLEL_L CLEL_L_X5Y102 SLICEL SLICE[0,0] SLICE_X7Y102 |
INT INT_X5Y102 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y102 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y102 |
INT INT_X6Y102 |
CLEL_R CLEL_R_X6Y102 SLICEL SLICE[0,0] SLICE_X8Y102 |
CLEL_L CLEL_L_X7Y102 SLICEL SLICE[0,0] SLICE_X9Y102 |
INT INT_X7Y102 |
CLEL_R CLEL_R_X7Y102 SLICEL SLICE[0,0] SLICE_X10Y102 |
INT_INTF_L INT_INTF_L_X8Y102 |
INT INT_X8Y102 |
CLEL_R CLEL_R_X8Y102 SLICEL SLICE[0,0] SLICE_X11Y102 |
CLEM_R CLEM_R_X9Y102 SLICEM SLICE[0,0] SLICE_X12Y102 |
INT INT_X9Y102 |
CLEL_R CLEL_R_X9Y102 SLICEL SLICE[0,0] SLICE_X13Y102 |
CLEL_L CLEL_L_X10Y102 SLICEL SLICE[0,0] SLICE_X14Y102 |
INT INT_X10Y102 |
CLEL_R CLEL_R_X10Y102 SLICEL SLICE[0,0] SLICE_X15Y102 |
CLEL_L CLEL_L_X11Y102 SLICEL SLICE[0,0] SLICE_X16Y102 |
INT INT_X11Y102 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y102 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y101 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y101 |
INT INT_X0Y101 |
CLEL_R CLEL_R_X0Y101 SLICEL SLICE[0,0] SLICE_X0Y101 |
CLEM CLEM_X1Y101 SLICEM SLICE[0,0] SLICE_X1Y101 |
INT INT_X1Y101 |
CLEL_R CLEL_R_X1Y101 SLICEL SLICE[0,0] SLICE_X2Y101 |
INT_INTF_L INT_INTF_L_X2Y101 |
INT INT_X2Y101 |
CLEL_R CLEL_R_X2Y101 SLICEL SLICE[0,0] SLICE_X3Y101 |
CLEM CLEM_X3Y101 SLICEM SLICE[0,0] SLICE_X4Y101 |
INT INT_X3Y101 |
INT_INTF_R INT_INTF_R_X3Y101 |
CLEM CLEM_X4Y101 SLICEM SLICE[0,0] SLICE_X5Y101 |
INT INT_X4Y101 |
CLEL_R CLEL_R_X4Y101 SLICEL SLICE[0,0] SLICE_X6Y101 |
CLEL_L CLEL_L_X5Y101 SLICEL SLICE[0,0] SLICE_X7Y101 |
INT INT_X5Y101 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y101 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y101 |
INT INT_X6Y101 |
CLEL_R CLEL_R_X6Y101 SLICEL SLICE[0,0] SLICE_X8Y101 |
CLEL_L CLEL_L_X7Y101 SLICEL SLICE[0,0] SLICE_X9Y101 |
INT INT_X7Y101 |
CLEL_R CLEL_R_X7Y101 SLICEL SLICE[0,0] SLICE_X10Y101 |
INT_INTF_L INT_INTF_L_X8Y101 |
INT INT_X8Y101 |
CLEL_R CLEL_R_X8Y101 SLICEL SLICE[0,0] SLICE_X11Y101 |
CLEM_R CLEM_R_X9Y101 SLICEM SLICE[0,0] SLICE_X12Y101 |
INT INT_X9Y101 |
CLEL_R CLEL_R_X9Y101 SLICEL SLICE[0,0] SLICE_X13Y101 |
CLEL_L CLEL_L_X10Y101 SLICEL SLICE[0,0] SLICE_X14Y101 |
INT INT_X10Y101 |
CLEL_R CLEL_R_X10Y101 SLICEL SLICE[0,0] SLICE_X15Y101 |
CLEL_L CLEL_L_X11Y101 SLICEL SLICE[0,0] SLICE_X16Y101 |
INT INT_X11Y101 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y101 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y100 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y100 |
INT INT_X0Y100 |
CLEL_R CLEL_R_X0Y100 SLICEL SLICE[0,0] SLICE_X0Y100 |
CLEM CLEM_X1Y100 SLICEM SLICE[0,0] SLICE_X1Y100 |
INT INT_X1Y100 |
CLEL_R CLEL_R_X1Y100 SLICEL SLICE[0,0] SLICE_X2Y100 |
INT_INTF_L INT_INTF_L_X2Y100 |
INT INT_X2Y100 |
CLEL_R CLEL_R_X2Y100 SLICEL SLICE[0,0] SLICE_X3Y100 |
CLEM CLEM_X3Y100 SLICEM SLICE[0,0] SLICE_X4Y100 |
INT INT_X3Y100 |
INT_INTF_R INT_INTF_R_X3Y100 |
CLEM CLEM_X4Y100 SLICEM SLICE[0,0] SLICE_X5Y100 |
INT INT_X4Y100 |
CLEL_R CLEL_R_X4Y100 SLICEL SLICE[0,0] SLICE_X6Y100 |
CLEL_L CLEL_L_X5Y100 SLICEL SLICE[0,0] SLICE_X7Y100 |
INT INT_X5Y100 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y100 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y100 |
INT INT_X6Y100 |
CLEL_R CLEL_R_X6Y100 SLICEL SLICE[0,0] SLICE_X8Y100 |
CLEL_L CLEL_L_X7Y100 SLICEL SLICE[0,0] SLICE_X9Y100 |
INT INT_X7Y100 |
CLEL_R CLEL_R_X7Y100 SLICEL SLICE[0,0] SLICE_X10Y100 |
INT_INTF_L INT_INTF_L_X8Y100 |
INT INT_X8Y100 |
CLEL_R CLEL_R_X8Y100 SLICEL SLICE[0,0] SLICE_X11Y100 |
CLEM_R CLEM_R_X9Y100 SLICEM SLICE[0,0] SLICE_X12Y100 |
INT INT_X9Y100 |
CLEL_R CLEL_R_X9Y100 SLICEL SLICE[0,0] SLICE_X13Y100 |
CLEL_L CLEL_L_X10Y100 SLICEL SLICE[0,0] SLICE_X14Y100 |
INT INT_X10Y100 |
CLEL_R CLEL_R_X10Y100 SLICEL SLICE[0,0] SLICE_X15Y100 |
CLEL_L CLEL_L_X11Y100 SLICEL SLICE[0,0] SLICE_X16Y100 |
INT INT_X11Y100 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y100 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y99 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y99 |
INT INT_X0Y99 |
CLEL_R CLEL_R_X0Y99 SLICEL SLICE[0,0] SLICE_X0Y99 |
CLEM CLEM_X1Y99 SLICEM SLICE[0,0] SLICE_X1Y99 |
INT INT_X1Y99 |
CLEL_R CLEL_R_X1Y99 SLICEL SLICE[0,0] SLICE_X2Y99 |
BRAM BRAM_X2Y95 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y38 RAMB181 RAMB18[0,1] RAMB18_X0Y39 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y19 |
INT_INTF_L INT_INTF_L_X2Y99 |
INT INT_X2Y99 |
CLEL_R CLEL_R_X2Y99 SLICEL SLICE[0,0] SLICE_X3Y99 |
CLEM CLEM_X3Y99 SLICEM SLICE[0,0] SLICE_X4Y99 |
INT INT_X3Y99 |
INT_INTF_R INT_INTF_R_X3Y99 |
DSP DSP_X3Y95 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y38 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y39 |
CLEM CLEM_X4Y99 SLICEM SLICE[0,0] SLICE_X5Y99 |
INT INT_X4Y99 |
CLEL_R CLEL_R_X4Y99 SLICEL SLICE[0,0] SLICE_X6Y99 |
CLEL_L CLEL_L_X5Y99 SLICEL SLICE[0,0] SLICE_X7Y99 |
INT INT_X5Y99 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y99 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y99 |
INT INT_X6Y99 |
CLEL_R CLEL_R_X6Y99 SLICEL SLICE[0,0] SLICE_X8Y99 |
CLEL_L CLEL_L_X7Y99 SLICEL SLICE[0,0] SLICE_X9Y99 |
INT INT_X7Y99 |
CLEL_R CLEL_R_X7Y99 SLICEL SLICE[0,0] SLICE_X10Y99 |
BRAM BRAM_X8Y95 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y38 RAMB181 RAMB18[0,1] RAMB18_X1Y39 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y19 |
INT_INTF_L INT_INTF_L_X8Y99 |
INT INT_X8Y99 |
CLEL_R CLEL_R_X8Y99 SLICEL SLICE[0,0] SLICE_X11Y99 |
CLEM_R CLEM_R_X9Y99 SLICEM SLICE[0,0] SLICE_X12Y99 |
INT INT_X9Y99 |
CLEL_R CLEL_R_X9Y99 SLICEL SLICE[0,0] SLICE_X13Y99 |
CLEL_L CLEL_L_X10Y99 SLICEL SLICE[0,0] SLICE_X14Y99 |
INT INT_X10Y99 |
CLEL_R CLEL_R_X10Y99 SLICEL SLICE[0,0] SLICE_X15Y99 |
CLEL_L CLEL_L_X11Y99 SLICEL SLICE[0,0] SLICE_X16Y99 |
INT INT_X11Y99 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y99 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y98 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y98 |
INT INT_X0Y98 |
CLEL_R CLEL_R_X0Y98 SLICEL SLICE[0,0] SLICE_X0Y98 |
CLEM CLEM_X1Y98 SLICEM SLICE[0,0] SLICE_X1Y98 |
INT INT_X1Y98 |
CLEL_R CLEL_R_X1Y98 SLICEL SLICE[0,0] SLICE_X2Y98 |
INT_INTF_L INT_INTF_L_X2Y98 |
INT INT_X2Y98 |
CLEL_R CLEL_R_X2Y98 SLICEL SLICE[0,0] SLICE_X3Y98 |
CLEM CLEM_X3Y98 SLICEM SLICE[0,0] SLICE_X4Y98 |
INT INT_X3Y98 |
INT_INTF_R INT_INTF_R_X3Y98 |
CLEM CLEM_X4Y98 SLICEM SLICE[0,0] SLICE_X5Y98 |
INT INT_X4Y98 |
CLEL_R CLEL_R_X4Y98 SLICEL SLICE[0,0] SLICE_X6Y98 |
CLEL_L CLEL_L_X5Y98 SLICEL SLICE[0,0] SLICE_X7Y98 |
INT INT_X5Y98 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y98 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y98 |
INT INT_X6Y98 |
CLEL_R CLEL_R_X6Y98 SLICEL SLICE[0,0] SLICE_X8Y98 |
CLEL_L CLEL_L_X7Y98 SLICEL SLICE[0,0] SLICE_X9Y98 |
INT INT_X7Y98 |
CLEL_R CLEL_R_X7Y98 SLICEL SLICE[0,0] SLICE_X10Y98 |
INT_INTF_L INT_INTF_L_X8Y98 |
INT INT_X8Y98 |
CLEL_R CLEL_R_X8Y98 SLICEL SLICE[0,0] SLICE_X11Y98 |
CLEM_R CLEM_R_X9Y98 SLICEM SLICE[0,0] SLICE_X12Y98 |
INT INT_X9Y98 |
CLEL_R CLEL_R_X9Y98 SLICEL SLICE[0,0] SLICE_X13Y98 |
CLEL_L CLEL_L_X10Y98 SLICEL SLICE[0,0] SLICE_X14Y98 |
INT INT_X10Y98 |
CLEL_R CLEL_R_X10Y98 SLICEL SLICE[0,0] SLICE_X15Y98 |
CLEL_L CLEL_L_X11Y98 SLICEL SLICE[0,0] SLICE_X16Y98 |
INT INT_X11Y98 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y98 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y97 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y97 |
INT INT_X0Y97 |
CLEL_R CLEL_R_X0Y97 SLICEL SLICE[0,0] SLICE_X0Y97 |
CLEM CLEM_X1Y97 SLICEM SLICE[0,0] SLICE_X1Y97 |
INT INT_X1Y97 |
CLEL_R CLEL_R_X1Y97 SLICEL SLICE[0,0] SLICE_X2Y97 |
INT_INTF_L INT_INTF_L_X2Y97 |
INT INT_X2Y97 |
CLEL_R CLEL_R_X2Y97 SLICEL SLICE[0,0] SLICE_X3Y97 |
CLEM CLEM_X3Y97 SLICEM SLICE[0,0] SLICE_X4Y97 |
INT INT_X3Y97 |
INT_INTF_R INT_INTF_R_X3Y97 |
CLEM CLEM_X4Y97 SLICEM SLICE[0,0] SLICE_X5Y97 |
INT INT_X4Y97 |
CLEL_R CLEL_R_X4Y97 SLICEL SLICE[0,0] SLICE_X6Y97 |
CLEL_L CLEL_L_X5Y97 SLICEL SLICE[0,0] SLICE_X7Y97 |
INT INT_X5Y97 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y97 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y97 |
INT INT_X6Y97 |
CLEL_R CLEL_R_X6Y97 SLICEL SLICE[0,0] SLICE_X8Y97 |
CLEL_L CLEL_L_X7Y97 SLICEL SLICE[0,0] SLICE_X9Y97 |
INT INT_X7Y97 |
CLEL_R CLEL_R_X7Y97 SLICEL SLICE[0,0] SLICE_X10Y97 |
INT_INTF_L INT_INTF_L_X8Y97 |
INT INT_X8Y97 |
CLEL_R CLEL_R_X8Y97 SLICEL SLICE[0,0] SLICE_X11Y97 |
CLEM_R CLEM_R_X9Y97 SLICEM SLICE[0,0] SLICE_X12Y97 |
INT INT_X9Y97 |
CLEL_R CLEL_R_X9Y97 SLICEL SLICE[0,0] SLICE_X13Y97 |
CLEL_L CLEL_L_X10Y97 SLICEL SLICE[0,0] SLICE_X14Y97 |
INT INT_X10Y97 |
CLEL_R CLEL_R_X10Y97 SLICEL SLICE[0,0] SLICE_X15Y97 |
CLEL_L CLEL_L_X11Y97 SLICEL SLICE[0,0] SLICE_X16Y97 |
INT INT_X11Y97 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y97 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y96 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y96 |
INT INT_X0Y96 |
CLEL_R CLEL_R_X0Y96 SLICEL SLICE[0,0] SLICE_X0Y96 |
CLEM CLEM_X1Y96 SLICEM SLICE[0,0] SLICE_X1Y96 |
INT INT_X1Y96 |
CLEL_R CLEL_R_X1Y96 SLICEL SLICE[0,0] SLICE_X2Y96 |
INT_INTF_L INT_INTF_L_X2Y96 |
INT INT_X2Y96 |
CLEL_R CLEL_R_X2Y96 SLICEL SLICE[0,0] SLICE_X3Y96 |
CLEM CLEM_X3Y96 SLICEM SLICE[0,0] SLICE_X4Y96 |
INT INT_X3Y96 |
INT_INTF_R INT_INTF_R_X3Y96 |
CLEM CLEM_X4Y96 SLICEM SLICE[0,0] SLICE_X5Y96 |
INT INT_X4Y96 |
CLEL_R CLEL_R_X4Y96 SLICEL SLICE[0,0] SLICE_X6Y96 |
CLEL_L CLEL_L_X5Y96 SLICEL SLICE[0,0] SLICE_X7Y96 |
INT INT_X5Y96 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y96 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y96 |
INT INT_X6Y96 |
CLEL_R CLEL_R_X6Y96 SLICEL SLICE[0,0] SLICE_X8Y96 |
CLEL_L CLEL_L_X7Y96 SLICEL SLICE[0,0] SLICE_X9Y96 |
INT INT_X7Y96 |
CLEL_R CLEL_R_X7Y96 SLICEL SLICE[0,0] SLICE_X10Y96 |
INT_INTF_L INT_INTF_L_X8Y96 |
INT INT_X8Y96 |
CLEL_R CLEL_R_X8Y96 SLICEL SLICE[0,0] SLICE_X11Y96 |
CLEM_R CLEM_R_X9Y96 SLICEM SLICE[0,0] SLICE_X12Y96 |
INT INT_X9Y96 |
CLEL_R CLEL_R_X9Y96 SLICEL SLICE[0,0] SLICE_X13Y96 |
CLEL_L CLEL_L_X10Y96 SLICEL SLICE[0,0] SLICE_X14Y96 |
INT INT_X10Y96 |
CLEL_R CLEL_R_X10Y96 SLICEL SLICE[0,0] SLICE_X15Y96 |
CLEL_L CLEL_L_X11Y96 SLICEL SLICE[0,0] SLICE_X16Y96 |
INT INT_X11Y96 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y96 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y95 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y95 |
INT INT_X0Y95 |
CLEL_R CLEL_R_X0Y95 SLICEL SLICE[0,0] SLICE_X0Y95 |
CLEM CLEM_X1Y95 SLICEM SLICE[0,0] SLICE_X1Y95 |
INT INT_X1Y95 |
CLEL_R CLEL_R_X1Y95 SLICEL SLICE[0,0] SLICE_X2Y95 |
INT_INTF_L INT_INTF_L_X2Y95 |
INT INT_X2Y95 |
CLEL_R CLEL_R_X2Y95 SLICEL SLICE[0,0] SLICE_X3Y95 |
CLEM CLEM_X3Y95 SLICEM SLICE[0,0] SLICE_X4Y95 |
INT INT_X3Y95 |
INT_INTF_R INT_INTF_R_X3Y95 |
CLEM CLEM_X4Y95 SLICEM SLICE[0,0] SLICE_X5Y95 |
INT INT_X4Y95 |
CLEL_R CLEL_R_X4Y95 SLICEL SLICE[0,0] SLICE_X6Y95 |
CLEL_L CLEL_L_X5Y95 SLICEL SLICE[0,0] SLICE_X7Y95 |
INT INT_X5Y95 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y95 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y95 |
INT INT_X6Y95 |
CLEL_R CLEL_R_X6Y95 SLICEL SLICE[0,0] SLICE_X8Y95 |
CLEL_L CLEL_L_X7Y95 SLICEL SLICE[0,0] SLICE_X9Y95 |
INT INT_X7Y95 |
CLEL_R CLEL_R_X7Y95 SLICEL SLICE[0,0] SLICE_X10Y95 |
INT_INTF_L INT_INTF_L_X8Y95 |
INT INT_X8Y95 |
CLEL_R CLEL_R_X8Y95 SLICEL SLICE[0,0] SLICE_X11Y95 |
CLEM_R CLEM_R_X9Y95 SLICEM SLICE[0,0] SLICE_X12Y95 |
INT INT_X9Y95 |
CLEL_R CLEL_R_X9Y95 SLICEL SLICE[0,0] SLICE_X13Y95 |
CLEL_L CLEL_L_X10Y95 SLICEL SLICE[0,0] SLICE_X14Y95 |
INT INT_X10Y95 |
CLEL_R CLEL_R_X10Y95 SLICEL SLICE[0,0] SLICE_X15Y95 |
CLEL_L CLEL_L_X11Y95 SLICEL SLICE[0,0] SLICE_X16Y95 |
INT INT_X11Y95 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y95 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y94 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y94 |
INT INT_X0Y94 |
CLEL_R CLEL_R_X0Y94 SLICEL SLICE[0,0] SLICE_X0Y94 |
CLEM CLEM_X1Y94 SLICEM SLICE[0,0] SLICE_X1Y94 |
INT INT_X1Y94 |
CLEL_R CLEL_R_X1Y94 SLICEL SLICE[0,0] SLICE_X2Y94 |
BRAM BRAM_X2Y90 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y36 RAMB181 RAMB18[0,1] RAMB18_X0Y37 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y18 |
INT_INTF_L INT_INTF_L_X2Y94 |
INT INT_X2Y94 |
CLEL_R CLEL_R_X2Y94 SLICEL SLICE[0,0] SLICE_X3Y94 |
CLEM CLEM_X3Y94 SLICEM SLICE[0,0] SLICE_X4Y94 |
INT INT_X3Y94 |
INT_INTF_R INT_INTF_R_X3Y94 |
DSP DSP_X3Y90 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y36 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y37 |
CLEM CLEM_X4Y94 SLICEM SLICE[0,0] SLICE_X5Y94 |
INT INT_X4Y94 |
CLEL_R CLEL_R_X4Y94 SLICEL SLICE[0,0] SLICE_X6Y94 |
CLEL_L CLEL_L_X5Y94 SLICEL SLICE[0,0] SLICE_X7Y94 |
INT INT_X5Y94 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y94 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y94 |
INT INT_X6Y94 |
CLEL_R CLEL_R_X6Y94 SLICEL SLICE[0,0] SLICE_X8Y94 |
CLEL_L CLEL_L_X7Y94 SLICEL SLICE[0,0] SLICE_X9Y94 |
INT INT_X7Y94 |
CLEL_R CLEL_R_X7Y94 SLICEL SLICE[0,0] SLICE_X10Y94 |
BRAM BRAM_X8Y90 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y36 RAMB181 RAMB18[0,1] RAMB18_X1Y37 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y18 |
INT_INTF_L INT_INTF_L_X8Y94 |
INT INT_X8Y94 |
CLEL_R CLEL_R_X8Y94 SLICEL SLICE[0,0] SLICE_X11Y94 |
CLEM_R CLEM_R_X9Y94 SLICEM SLICE[0,0] SLICE_X12Y94 |
INT INT_X9Y94 |
CLEL_R CLEL_R_X9Y94 SLICEL SLICE[0,0] SLICE_X13Y94 |
CLEL_L CLEL_L_X10Y94 SLICEL SLICE[0,0] SLICE_X14Y94 |
INT INT_X10Y94 |
CLEL_R CLEL_R_X10Y94 SLICEL SLICE[0,0] SLICE_X15Y94 |
CLEL_L CLEL_L_X11Y94 SLICEL SLICE[0,0] SLICE_X16Y94 |
INT INT_X11Y94 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y94 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y93 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y93 |
INT INT_X0Y93 |
CLEL_R CLEL_R_X0Y93 SLICEL SLICE[0,0] SLICE_X0Y93 |
CLEM CLEM_X1Y93 SLICEM SLICE[0,0] SLICE_X1Y93 |
INT INT_X1Y93 |
CLEL_R CLEL_R_X1Y93 SLICEL SLICE[0,0] SLICE_X2Y93 |
INT_INTF_L INT_INTF_L_X2Y93 |
INT INT_X2Y93 |
CLEL_R CLEL_R_X2Y93 SLICEL SLICE[0,0] SLICE_X3Y93 |
CLEM CLEM_X3Y93 SLICEM SLICE[0,0] SLICE_X4Y93 |
INT INT_X3Y93 |
INT_INTF_R INT_INTF_R_X3Y93 |
CLEM CLEM_X4Y93 SLICEM SLICE[0,0] SLICE_X5Y93 |
INT INT_X4Y93 |
CLEL_R CLEL_R_X4Y93 SLICEL SLICE[0,0] SLICE_X6Y93 |
CLEL_L CLEL_L_X5Y93 SLICEL SLICE[0,0] SLICE_X7Y93 |
INT INT_X5Y93 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y93 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y93 |
INT INT_X6Y93 |
CLEL_R CLEL_R_X6Y93 SLICEL SLICE[0,0] SLICE_X8Y93 |
CLEL_L CLEL_L_X7Y93 SLICEL SLICE[0,0] SLICE_X9Y93 |
INT INT_X7Y93 |
CLEL_R CLEL_R_X7Y93 SLICEL SLICE[0,0] SLICE_X10Y93 |
INT_INTF_L INT_INTF_L_X8Y93 |
INT INT_X8Y93 |
CLEL_R CLEL_R_X8Y93 SLICEL SLICE[0,0] SLICE_X11Y93 |
CLEM_R CLEM_R_X9Y93 SLICEM SLICE[0,0] SLICE_X12Y93 |
INT INT_X9Y93 |
CLEL_R CLEL_R_X9Y93 SLICEL SLICE[0,0] SLICE_X13Y93 |
CLEL_L CLEL_L_X10Y93 SLICEL SLICE[0,0] SLICE_X14Y93 |
INT INT_X10Y93 |
CLEL_R CLEL_R_X10Y93 SLICEL SLICE[0,0] SLICE_X15Y93 |
CLEL_L CLEL_L_X11Y93 SLICEL SLICE[0,0] SLICE_X16Y93 |
INT INT_X11Y93 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y93 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y92 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y92 |
INT INT_X0Y92 |
CLEL_R CLEL_R_X0Y92 SLICEL SLICE[0,0] SLICE_X0Y92 |
CLEM CLEM_X1Y92 SLICEM SLICE[0,0] SLICE_X1Y92 |
INT INT_X1Y92 |
CLEL_R CLEL_R_X1Y92 SLICEL SLICE[0,0] SLICE_X2Y92 |
INT_INTF_L INT_INTF_L_X2Y92 |
INT INT_X2Y92 |
CLEL_R CLEL_R_X2Y92 SLICEL SLICE[0,0] SLICE_X3Y92 |
CLEM CLEM_X3Y92 SLICEM SLICE[0,0] SLICE_X4Y92 |
INT INT_X3Y92 |
INT_INTF_R INT_INTF_R_X3Y92 |
CLEM CLEM_X4Y92 SLICEM SLICE[0,0] SLICE_X5Y92 |
INT INT_X4Y92 |
CLEL_R CLEL_R_X4Y92 SLICEL SLICE[0,0] SLICE_X6Y92 |
CLEL_L CLEL_L_X5Y92 SLICEL SLICE[0,0] SLICE_X7Y92 |
INT INT_X5Y92 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y92 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y92 |
INT INT_X6Y92 |
CLEL_R CLEL_R_X6Y92 SLICEL SLICE[0,0] SLICE_X8Y92 |
CLEL_L CLEL_L_X7Y92 SLICEL SLICE[0,0] SLICE_X9Y92 |
INT INT_X7Y92 |
CLEL_R CLEL_R_X7Y92 SLICEL SLICE[0,0] SLICE_X10Y92 |
INT_INTF_L INT_INTF_L_X8Y92 |
INT INT_X8Y92 |
CLEL_R CLEL_R_X8Y92 SLICEL SLICE[0,0] SLICE_X11Y92 |
CLEM_R CLEM_R_X9Y92 SLICEM SLICE[0,0] SLICE_X12Y92 |
INT INT_X9Y92 |
CLEL_R CLEL_R_X9Y92 SLICEL SLICE[0,0] SLICE_X13Y92 |
CLEL_L CLEL_L_X10Y92 SLICEL SLICE[0,0] SLICE_X14Y92 |
INT INT_X10Y92 |
CLEL_R CLEL_R_X10Y92 SLICEL SLICE[0,0] SLICE_X15Y92 |
CLEL_L CLEL_L_X11Y92 SLICEL SLICE[0,0] SLICE_X16Y92 |
INT INT_X11Y92 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y92 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y91 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y91 |
INT INT_X0Y91 |
CLEL_R CLEL_R_X0Y91 SLICEL SLICE[0,0] SLICE_X0Y91 |
CLEM CLEM_X1Y91 SLICEM SLICE[0,0] SLICE_X1Y91 |
INT INT_X1Y91 |
CLEL_R CLEL_R_X1Y91 SLICEL SLICE[0,0] SLICE_X2Y91 |
INT_INTF_L INT_INTF_L_X2Y91 |
INT INT_X2Y91 |
CLEL_R CLEL_R_X2Y91 SLICEL SLICE[0,0] SLICE_X3Y91 |
CLEM CLEM_X3Y91 SLICEM SLICE[0,0] SLICE_X4Y91 |
INT INT_X3Y91 |
INT_INTF_R INT_INTF_R_X3Y91 |
CLEM CLEM_X4Y91 SLICEM SLICE[0,0] SLICE_X5Y91 |
INT INT_X4Y91 |
CLEL_R CLEL_R_X4Y91 SLICEL SLICE[0,0] SLICE_X6Y91 |
CLEL_L CLEL_L_X5Y91 SLICEL SLICE[0,0] SLICE_X7Y91 |
INT INT_X5Y91 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y91 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y91 |
INT INT_X6Y91 |
CLEL_R CLEL_R_X6Y91 SLICEL SLICE[0,0] SLICE_X8Y91 |
CLEL_L CLEL_L_X7Y91 SLICEL SLICE[0,0] SLICE_X9Y91 |
INT INT_X7Y91 |
CLEL_R CLEL_R_X7Y91 SLICEL SLICE[0,0] SLICE_X10Y91 |
INT_INTF_L INT_INTF_L_X8Y91 |
INT INT_X8Y91 |
CLEL_R CLEL_R_X8Y91 SLICEL SLICE[0,0] SLICE_X11Y91 |
CLEM_R CLEM_R_X9Y91 SLICEM SLICE[0,0] SLICE_X12Y91 |
INT INT_X9Y91 |
CLEL_R CLEL_R_X9Y91 SLICEL SLICE[0,0] SLICE_X13Y91 |
CLEL_L CLEL_L_X10Y91 SLICEL SLICE[0,0] SLICE_X14Y91 |
INT INT_X10Y91 |
CLEL_R CLEL_R_X10Y91 SLICEL SLICE[0,0] SLICE_X15Y91 |
CLEL_L CLEL_L_X11Y91 SLICEL SLICE[0,0] SLICE_X16Y91 |
INT INT_X11Y91 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y91 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y90 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y90 |
INT INT_X0Y90 |
CLEL_R CLEL_R_X0Y90 SLICEL SLICE[0,0] SLICE_X0Y90 |
CLEM CLEM_X1Y90 SLICEM SLICE[0,0] SLICE_X1Y90 |
INT INT_X1Y90 |
CLEL_R CLEL_R_X1Y90 SLICEL SLICE[0,0] SLICE_X2Y90 |
INT_INTF_L INT_INTF_L_X2Y90 |
INT INT_X2Y90 |
CLEL_R CLEL_R_X2Y90 SLICEL SLICE[0,0] SLICE_X3Y90 |
CLEM CLEM_X3Y90 SLICEM SLICE[0,0] SLICE_X4Y90 |
INT INT_X3Y90 |
INT_INTF_R INT_INTF_R_X3Y90 |
CLEM CLEM_X4Y90 SLICEM SLICE[0,0] SLICE_X5Y90 |
INT INT_X4Y90 |
CLEL_R CLEL_R_X4Y90 SLICEL SLICE[0,0] SLICE_X6Y90 |
CLEL_L CLEL_L_X5Y90 SLICEL SLICE[0,0] SLICE_X7Y90 |
INT INT_X5Y90 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y90 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y90 |
INT INT_X6Y90 |
CLEL_R CLEL_R_X6Y90 SLICEL SLICE[0,0] SLICE_X8Y90 |
CLEL_L CLEL_L_X7Y90 SLICEL SLICE[0,0] SLICE_X9Y90 |
INT INT_X7Y90 |
CLEL_R CLEL_R_X7Y90 SLICEL SLICE[0,0] SLICE_X10Y90 |
INT_INTF_L INT_INTF_L_X8Y90 |
INT INT_X8Y90 |
CLEL_R CLEL_R_X8Y90 SLICEL SLICE[0,0] SLICE_X11Y90 |
CLEM_R CLEM_R_X9Y90 SLICEM SLICE[0,0] SLICE_X12Y90 |
INT INT_X9Y90 |
CLEL_R CLEL_R_X9Y90 SLICEL SLICE[0,0] SLICE_X13Y90 |
CLEL_L CLEL_L_X10Y90 SLICEL SLICE[0,0] SLICE_X14Y90 |
INT INT_X10Y90 |
CLEL_R CLEL_R_X10Y90 SLICEL SLICE[0,0] SLICE_X15Y90 |
CLEL_L CLEL_L_X11Y90 SLICEL SLICE[0,0] SLICE_X16Y90 |
INT INT_X11Y90 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y90 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
RCLK_RCLK_HPIO_TERM_L_FT RCLK_RCLK_HPIO_TERM_L_FT_X0Y89 |
RCLK_IBRK_FSR2IO RCLK_IBRK_FSR2IO_X0Y89 |
RCLK_HPIO_L RCLK_HPIO_L_X0Y89 HPIO_ZMATCH_BLK_HCLK HPIO_ZMATCH_BLK_HCLK[0,0] HPIO_ZMATCH_BLK_HCLK_X0Y0 HPIO_RCLK_PRBS HPIO_RCLK_PRBS[0,0] HPIO_RCLK_PRBS_X0Y0 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X6Y5 ABUS_SWITCH ABUS_SWITCH[1,0] ABUS_SWITCH_X7Y5 ABUS_SWITCH ABUS_SWITCH[2,0] ABUS_SWITCH_X8Y5 ABUS_SWITCH ABUS_SWITCH[3,0] ABUS_SWITCH_X9Y5 ABUS_SWITCH ABUS_SWITCH[4,0] ABUS_SWITCH_X10Y5 ABUS_SWITCH ABUS_SWITCH[5,0] ABUS_SWITCH_X11Y5 ABUS_SWITCH ABUS_SWITCH[6,0] ABUS_SWITCH_X12Y5 |
RCLK_RCLK_CBRK_IO_M12BUF_L_FT RCLK_RCLK_CBRK_IO_M12BUF_L_FT_X0Y89 |
RCLK_IBRK_IO RCLK_IBRK_IO_X0Y89 |
RCLK_RCLK_XIPHY_INNER_FT RCLK_RCLK_XIPHY_INNER_FT_X0Y89 |
RCLK_RCLK_INTF_LEFT_TERM_IO_FT RCLK_RCLK_INTF_LEFT_TERM_IO_FT_X0Y89 |
RCLK_INT_L RCLK_INT_L_X0Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X0Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X0Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X0Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X0Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X1Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X1Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X1Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X1Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X2Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X2Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X2Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X2Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X3Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X3Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X3Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X3Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X4Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X4Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X4Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X4Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X5Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X5Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X5Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X5Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X6Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X6Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X6Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X6Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X7Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X7Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X7Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X7Y7 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X0Y89 |
RCLK_CBRK_M12BUF_L RCLK_CBRK_M12BUF_L_X0Y89 |
RCLK_CLEM_L RCLK_CLEM_L_X1Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X0Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X1Y43 |
RCLK_INT_L RCLK_INT_L_X1Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X8Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X8Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X8Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X8Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X9Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X9Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X9Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X9Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X10Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X10Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X10Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X10Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X11Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X11Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X11Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X11Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X12Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X12Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X12Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X12Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X13Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X13Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X13Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X13Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X14Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X14Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X14Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X14Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X15Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X15Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X15Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X15Y7 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X1Y89 |
RCLK_BRAM_INTF_L RCLK_BRAM_INTF_L_X2Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X1Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X2Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[2,0] BUFCE_ROW_FSR_X3Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[3,0] BUFCE_ROW_FSR_X4Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X2Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X3Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[2,0] GCLK_TEST_BUFE3_X4Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[3,0] GCLK_TEST_BUFE3_X5Y43 HARD_SYNC HARD_SYNC[0,0] HARD_SYNC_X0Y2 HARD_SYNC HARD_SYNC[0,1] HARD_SYNC_X0Y3 HARD_SYNC HARD_SYNC[1,0] HARD_SYNC_X1Y2 HARD_SYNC HARD_SYNC[1,1] HARD_SYNC_X1Y3 VBUS_SWITCH VBUS_SWITCH[0,0] VBUS_SWITCH_X0Y2 VBUS_SWITCH VBUS_SWITCH[0,1] VBUS_SWITCH_X0Y3 VBUS_SWITCH VBUS_SWITCH[1,0] VBUS_SWITCH_X1Y2 |
RCLK_INT_L RCLK_INT_L_X2Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X16Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X16Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X16Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X16Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X17Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X17Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X17Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X17Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X18Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X18Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X18Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X18Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X19Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X19Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X19Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X19Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X20Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X20Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X20Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X20Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X21Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X21Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X21Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X21Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X22Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X22Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X22Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X22Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X23Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X23Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X23Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X23Y7 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X2Y89 |
RCLK_CBRK_M12BUF_L RCLK_CBRK_M12BUF_L_X2Y89 |
RCLK_CLEM_L RCLK_CLEM_L_X3Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X5Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X6Y43 |
RCLK_INT_L RCLK_INT_L_X3Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X24Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X24Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X24Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X24Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X25Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X25Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X25Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X25Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X26Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X26Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X26Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X26Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X27Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X27Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X27Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X27Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X28Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X28Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X28Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X28Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X29Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X29Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X29Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X29Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X30Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X30Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X30Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X30Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X31Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X31Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X31Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X31Y7 |
RCLK_DSP_INTF_L RCLK_DSP_INTF_L_X3Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X6Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X7Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X7Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X8Y43 |
RCLK_CLEM_L RCLK_CLEM_L_X4Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X8Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X9Y43 |
RCLK_INT_L RCLK_INT_L_X4Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X32Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X32Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X32Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X32Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X33Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X33Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X33Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X33Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X34Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X34Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X34Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X34Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X35Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X35Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X35Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X35Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X36Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X36Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X36Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X36Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X37Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X37Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X37Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X37Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X38Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X38Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X38Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X38Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X39Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X39Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X39Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X39Y7 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X4Y89 |
RCLK_CLEL_L_L RCLK_CLEL_L_L_X5Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X9Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X10Y43 |
RCLK_INT_L RCLK_INT_L_X5Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X40Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X40Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X40Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X40Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X41Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X41Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X41Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X41Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X42Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X42Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X42Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X42Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X43Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X43Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X43Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X43Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X44Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X44Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X44Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X44Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X45Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X45Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X45Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X45Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X46Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X46Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X46Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X46Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X47Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X47Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X47Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X47Y7 |
RCLK_INTF_R_IBRK_L RCLK_INTF_R_IBRK_L_X5Y89 |
RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_L_FT RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_L_FT_X5Y89 |
RCLK_RCLK_CTR_FILL_LC_FT RCLK_RCLK_CTR_FILL_LC_FT_X5Y89 |
RCLK_AMS_CFGIO RCLK_AMS_CFGIO_X6Y89 |
RCLK_INTF_L_IBRK_PCIE4_R RCLK_INTF_L_IBRK_PCIE4_R_X6Y89 |
RCLK_INT_R RCLK_INT_R_X6Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X48Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X48Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X48Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X48Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X49Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X49Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X49Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X49Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X50Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X50Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X50Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X50Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X51Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X51Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X51Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X51Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X52Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X52Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X52Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X52Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X53Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X53Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X53Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X53Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X54Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X54Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X54Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X54Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X55Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X55Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X55Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X55Y7 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X6Y89 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X7Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X10Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X11Y43 |
RCLK_INT_R RCLK_INT_R_X7Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X56Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X56Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X56Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X56Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X57Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X57Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X57Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X57Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X58Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X58Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X58Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X58Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X59Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X59Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X59Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X59Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X60Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X60Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X60Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X60Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X61Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X61Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X61Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X61Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X62Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X62Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X62Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X62Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X63Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X63Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X63Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X63Y7 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X7Y89 |
RCLK_BRAM_INTF_R RCLK_BRAM_INTF_R_X8Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X11Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X12Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[2,0] BUFCE_ROW_FSR_X13Y1 BUFCE_ROW_FSR BUFCE_ROW_FSR[3,0] BUFCE_ROW_FSR_X14Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X12Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X13Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[2,0] GCLK_TEST_BUFE3_X14Y43 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[3,0] GCLK_TEST_BUFE3_X15Y43 HARD_SYNC HARD_SYNC[0,0] HARD_SYNC_X2Y2 HARD_SYNC HARD_SYNC[0,1] HARD_SYNC_X2Y3 HARD_SYNC HARD_SYNC[1,0] HARD_SYNC_X3Y2 HARD_SYNC HARD_SYNC[1,1] HARD_SYNC_X3Y3 VBUS_SWITCH VBUS_SWITCH[0,0] VBUS_SWITCH_X2Y2 VBUS_SWITCH VBUS_SWITCH[0,1] VBUS_SWITCH_X2Y3 VBUS_SWITCH VBUS_SWITCH[1,0] VBUS_SWITCH_X3Y2 |
RCLK_INT_R RCLK_INT_R_X8Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X64Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X64Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X64Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X64Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X65Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X65Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X65Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X65Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X66Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X66Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X66Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X66Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X67Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X67Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X67Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X67Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X68Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X68Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X68Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X68Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X69Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X69Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X69Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X69Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X70Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X70Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X70Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X70Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X71Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X71Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X71Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X71Y7 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X8Y89 |
RCLK_CBRK_M12BUF_R RCLK_CBRK_M12BUF_R_X8Y89 |
RCLK_CLEM_R RCLK_CLEM_R_X9Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X15Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X16Y43 |
RCLK_INT_R RCLK_INT_R_X9Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X72Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X72Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X72Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X72Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X73Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X73Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X73Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X73Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X74Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X74Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X74Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X74Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X75Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X75Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X75Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X75Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X76Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X76Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X76Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X76Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X77Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X77Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X77Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X77Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X78Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X78Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X78Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X78Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X79Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X79Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X79Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X79Y7 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X9Y89 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X10Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X16Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X17Y43 |
RCLK_INT_R RCLK_INT_R_X10Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X80Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X80Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X80Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X80Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X81Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X81Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X81Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X81Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X82Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X82Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X82Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X82Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X83Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X83Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X83Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X83Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X84Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X84Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X84Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X84Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X85Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X85Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X85Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X85Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X86Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X86Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X86Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X86Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X87Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X87Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X87Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X87Y7 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X10Y89 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X11Y89 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X17Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X18Y43 |
RCLK_INT_R RCLK_INT_R_X11Y89 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X88Y4 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X88Y5 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X88Y6 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X88Y7 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X89Y4 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X89Y5 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X89Y6 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X89Y7 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X90Y4 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X90Y5 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X90Y6 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X90Y7 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X91Y4 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X91Y5 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X91Y6 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X91Y7 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X92Y4 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X92Y5 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X92Y6 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X92Y7 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X93Y4 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X93Y5 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X93Y6 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X93Y7 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X94Y4 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X94Y5 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X94Y6 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X94Y7 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X95Y4 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X95Y5 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X95Y6 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X95Y7 |
RCLK_RCLK_INTF_RIGHT_IBRK_PCIE4_R_FT RCLK_RCLK_INTF_RIGHT_IBRK_PCIE4_R_FT_X11Y89 |
RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_R_FT RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_R_FT_X11Y89 |
RCLK_RCLK_HDIOL_R_FT RCLK_RCLK_HDIOL_R_FT_X11Y89 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X15Y4 ABUS_SWITCH ABUS_SWITCH[0,1] ABUS_SWITCH_X15Y5 ABUS_SWITCH ABUS_SWITCH[1,0] ABUS_SWITCH_X16Y4 ABUS_SWITCH ABUS_SWITCH[1,1] ABUS_SWITCH_X16Y5 ABUS_SWITCH ABUS_SWITCH[2,0] ABUS_SWITCH_X17Y4 ABUS_SWITCH ABUS_SWITCH[2,1] ABUS_SWITCH_X17Y5 ABUS_SWITCH ABUS_SWITCH[3,0] ABUS_SWITCH_X18Y4 ABUS_SWITCH ABUS_SWITCH[3,1] ABUS_SWITCH_X18Y5 ABUS_SWITCH ABUS_SWITCH[4,0] ABUS_SWITCH_X19Y4 ABUS_SWITCH ABUS_SWITCH[4,1] ABUS_SWITCH_X19Y5 ABUS_SWITCH ABUS_SWITCH[5,0] ABUS_SWITCH_X20Y4 ABUS_SWITCH ABUS_SWITCH[5,1] ABUS_SWITCH_X20Y5 BUFGCE_HDIO BUFGCE_HDIO[0,0] BUFGCE_HDIO_X2Y2 BUFGCE_HDIO BUFGCE_HDIO[0,1] BUFGCE_HDIO_X2Y3 BUFGCE_HDIO BUFGCE_HDIO[1,0] BUFGCE_HDIO_X3Y2 BUFGCE_HDIO BUFGCE_HDIO[1,1] BUFGCE_HDIO_X3Y3 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HPIO_LASSEN_AMS_TERM_L_FT HPIO_LASSEN_AMS_TERM_L_FT_X0Y60 |
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y89 |
HPIO_L HPIO_L_X0Y60 BIAS BIAS[0,0] BIAS_X0Y0 HPIO_VREF_SITE HPIO_VREF_SITE[0,0] HPIO_VREF_SITE_X0Y0 HPIOB_DCI_SNGL HPIOB_DCI_SNGL[0,0] HPIOB_DCI_SNGL_X0Y0 HPIOB_DCI_SNGL HPIOB_DCI_SNGL[0,1] HPIOB_DCI_SNGL_X0Y1 HPIOB_M IOB[0,0] IOB_X1Y84 HPIOB_S IOB[0,1] IOB_X1Y85 HPIOB_M IOB[0,2] IOB_X1Y86 HPIOB_S IOB[0,3] IOB_X1Y87 HPIOB_M IOB[0,4] IOB_X1Y88 HPIOB_S IOB[0,5] IOB_X1Y89 HPIOB_M IOB[0,6] IOB_X1Y90 HPIOB_S IOB[0,7] IOB_X1Y91 HPIOB_M IOB[0,8] IOB_X1Y92 HPIOB_S IOB[0,9] IOB_X1Y93 HPIOB_M IOB[0,10] IOB_X1Y94 HPIOB_S IOB[0,11] IOB_X1Y95 HPIOB_SNGL IOB[0,12] IOB_X1Y96 HPIOB_M IOB[0,13] IOB_X1Y114 HPIOB_S IOB[0,14] IOB_X1Y115 HPIOB_M IOB[0,15] IOB_X1Y116 HPIOB_S IOB[0,16] IOB_X1Y117 HPIOB_M IOB[0,17] IOB_X1Y118 HPIOB_S IOB[0,18] IOB_X1Y119 HPIOB_M IOB[0,19] IOB_X1Y120 HPIOB_S IOB[0,20] IOB_X1Y121 HPIOB_M IOB[0,21] IOB_X1Y122 HPIOB_S IOB[0,22] IOB_X1Y123 HPIOB_M IOB[0,23] IOB_X1Y124 HPIOB_S IOB[0,24] IOB_X1Y125 HPIOB_SNGL IOB[0,25] IOB_X1Y126 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,0] HPIOBDIFFINBUF_X0Y0 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,1] HPIOBDIFFINBUF_X0Y1 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,2] HPIOBDIFFINBUF_X0Y2 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,3] HPIOBDIFFINBUF_X0Y3 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,4] HPIOBDIFFINBUF_X0Y4 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,5] HPIOBDIFFINBUF_X0Y5 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,6] HPIOBDIFFINBUF_X0Y6 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,7] HPIOBDIFFINBUF_X0Y7 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,8] HPIOBDIFFINBUF_X0Y8 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,9] HPIOBDIFFINBUF_X0Y9 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,10] HPIOBDIFFINBUF_X0Y10 HPIOBDIFFINBUF HPIOBDIFFINBUF[0,11] HPIOBDIFFINBUF_X0Y11 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,0] HPIOBDIFFOUTBUF_X0Y0 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,1] HPIOBDIFFOUTBUF_X0Y1 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,2] HPIOBDIFFOUTBUF_X0Y2 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,3] HPIOBDIFFOUTBUF_X0Y3 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,4] HPIOBDIFFOUTBUF_X0Y4 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,5] HPIOBDIFFOUTBUF_X0Y5 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,6] HPIOBDIFFOUTBUF_X0Y6 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,7] HPIOBDIFFOUTBUF_X0Y7 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,8] HPIOBDIFFOUTBUF_X0Y8 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,9] HPIOBDIFFOUTBUF_X0Y9 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,10] HPIOBDIFFOUTBUF_X0Y10 HPIOBDIFFOUTBUF HPIOBDIFFOUTBUF[0,11] HPIOBDIFFOUTBUF_X0Y11 |
CFRM_CBRK_IO_L CFRM_CBRK_IO_L_X0Y60 |
CFG_M12BUF_IO_L_FT CFG_M12BUF_IO_L_FT_X0Y60 |
INT_IBRK_IO INT_IBRK_IO_X0Y60 |
XIPHY_BYTE_L XIPHY_BYTE_L_X0Y75 RIU_OR RIU_OR[0,0] RIU_OR_X0Y1 BITSLICE_RX_TX BITSLICE_RX_TX[0,0] BITSLICE_RX_TX_X0Y13 BITSLICE_RX_TX BITSLICE_RX_TX[0,1] BITSLICE_RX_TX_X0Y14 BITSLICE_RX_TX BITSLICE_RX_TX[0,2] BITSLICE_RX_TX_X0Y15 BITSLICE_RX_TX BITSLICE_RX_TX[0,3] BITSLICE_RX_TX_X0Y16 BITSLICE_RX_TX BITSLICE_RX_TX[0,4] BITSLICE_RX_TX_X0Y17 BITSLICE_RX_TX BITSLICE_RX_TX[0,5] BITSLICE_RX_TX_X0Y18 BITSLICE_RX_TX BITSLICE_RX_TX[0,6] BITSLICE_RX_TX_X0Y19 BITSLICE_RX_TX BITSLICE_RX_TX[0,7] BITSLICE_RX_TX_X0Y20 BITSLICE_RX_TX BITSLICE_RX_TX[0,8] BITSLICE_RX_TX_X0Y21 BITSLICE_RX_TX BITSLICE_RX_TX[0,9] BITSLICE_RX_TX_X0Y22 BITSLICE_RX_TX BITSLICE_RX_TX[0,10] BITSLICE_RX_TX_X0Y23 BITSLICE_RX_TX BITSLICE_RX_TX[0,11] BITSLICE_RX_TX_X0Y24 BITSLICE_RX_TX BITSLICE_RX_TX[0,12] BITSLICE_RX_TX_X0Y25 BITSLICE_TX BITSLICE_TX[0,0] BITSLICE_TX_X0Y2 BITSLICE_TX BITSLICE_TX[0,1] BITSLICE_TX_X0Y3 PLL_SELECT_SITE PLL_SELECT_SITE[0,0] PLL_SELECT_SITE_X0Y2 PLL_SELECT_SITE PLL_SELECT_SITE[0,1] PLL_SELECT_SITE_X0Y3 BITSLICE_CONTROL BITSLICE_CONTROL[0,0] BITSLICE_CONTROL_X0Y2 BITSLICE_CONTROL BITSLICE_CONTROL[0,1] BITSLICE_CONTROL_X0Y3 XIPHY_FEEDTHROUGH XIPHY_FEEDTHROUGH[0,0] XIPHY_FEEDTHROUGH_X0Y1 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y89 |
INT INT_X0Y89 |
CLEL_R CLEL_R_X0Y89 SLICEL SLICE[0,0] SLICE_X0Y89 |
CFRM_CBRK_L CFRM_CBRK_L_X0Y60 |
AMS_M12BUF_AMS_LASSEN_TERM_BOT_L_FT AMS_M12BUF_AMS_LASSEN_TERM_BOT_L_FT_X1Y60 |
CLEM CLEM_X1Y89 SLICEM SLICE[0,0] SLICE_X1Y89 |
INT INT_X1Y89 |
CLEL_R CLEL_R_X1Y89 SLICEL SLICE[0,0] SLICE_X2Y89 |
BRAM BRAM_X2Y85 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y34 RAMB181 RAMB18[0,1] RAMB18_X0Y35 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y17 |
INT_INTF_L INT_INTF_L_X2Y89 |
INT INT_X2Y89 |
CLEL_R CLEL_R_X2Y89 SLICEL SLICE[0,0] SLICE_X3Y89 |
CFRM_CBRK_L CFRM_CBRK_L_X2Y60 |
AMS_M12BUF_AMS_LASSEN_TERM_BOT_L_FT AMS_M12BUF_AMS_LASSEN_TERM_BOT_L_FT_X3Y60 |
CLEM CLEM_X3Y89 SLICEM SLICE[0,0] SLICE_X4Y89 |
INT INT_X3Y89 |
INT_INTF_R INT_INTF_R_X3Y89 |
DSP DSP_X3Y85 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y34 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y35 |
CLEM CLEM_X4Y89 SLICEM SLICE[0,0] SLICE_X5Y89 |
INT INT_X4Y89 |
CLEL_R CLEL_R_X4Y89 SLICEL SLICE[0,0] SLICE_X6Y89 |
CLEL_L CLEL_L_X5Y89 SLICEL SLICE[0,0] SLICE_X7Y89 |
INT INT_X5Y89 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y89 |
CFRM_CBRK_CTR_RIGHT_L_FT CFRM_CBRK_CTR_RIGHT_L_FT_X5Y60 |
AMS_M12BUF_AMS_LASSEN_IO_BOT_L_FT AMS_M12BUF_AMS_LASSEN_IO_BOT_L_FT_X5Y60 |
CFGIO_FILL_LC_FT CFGIO_FILL_LC_FT_X5Y60 |
CFGIOLC_IOB20_FT CFGIOLC_IOB20_FT_X6Y60 CFGIO_SITE CFGIO_SITE[0,0] CFGIO_SITE_X0Y0 MTBF3 MTBF3[0,0] MTBF3_X0Y0 PMV PMV[0,0] PMV_X0Y0 PMV2 PMV2[0,0] PMV2_X0Y0 PMVIOB PMVIOB[0,0] PMVIOB_X0Y0 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y89 |
INT INT_X6Y89 |
CLEL_R CLEL_R_X6Y89 SLICEL SLICE[0,0] SLICE_X8Y89 |
CLEL_L CLEL_L_X7Y89 SLICEL SLICE[0,0] SLICE_X9Y89 |
INT INT_X7Y89 |
CLEL_R CLEL_R_X7Y89 SLICEL SLICE[0,0] SLICE_X10Y89 |
BRAM BRAM_X8Y85 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y34 RAMB181 RAMB18[0,1] RAMB18_X1Y35 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y17 |
INT_INTF_L INT_INTF_L_X8Y89 |
INT INT_X8Y89 |
CLEL_R CLEL_R_X8Y89 SLICEL SLICE[0,0] SLICE_X11Y89 |
AMS_M12BUF_AMS_LASSEN_IO_BOT_R_FT AMS_M12BUF_AMS_LASSEN_IO_BOT_R_FT_X8Y60 |
CFRM_CBRK_R CFRM_CBRK_R_X9Y60 |
CLEM_R CLEM_R_X9Y89 SLICEM SLICE[0,0] SLICE_X12Y89 |
INT INT_X9Y89 |
CLEL_R CLEL_R_X9Y89 SLICEL SLICE[0,0] SLICE_X13Y89 |
CLEL_L CLEL_L_X10Y89 SLICEL SLICE[0,0] SLICE_X14Y89 |
INT INT_X10Y89 |
CLEL_R CLEL_R_X10Y89 SLICEL SLICE[0,0] SLICE_X15Y89 |
CLEL_L CLEL_L_X11Y89 SLICEL SLICE[0,0] SLICE_X16Y89 |
INT INT_X11Y89 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y89 |
AMS_M12BUF_CTR_RIGHT_BOT_R_FT AMS_M12BUF_CTR_RIGHT_BOT_R_FT_X11Y60 |
CFRM_CBRK_CTR_RIGHT_R_FT CFRM_CBRK_CTR_RIGHT_R_FT_X11Y60 |
HDIOLC_HDIOL_BOT_RIGHT_AUX_FT HDIOLC_HDIOL_BOT_RIGHT_AUX_FT_X11Y60 HDIOB_M IOB[0,0] IOB_X2Y84 HDIOB_S IOB[0,1] IOB_X2Y85 HDIOB_M IOB[0,2] IOB_X2Y86 HDIOB_S IOB[0,3] IOB_X2Y87 HDIOB_M IOB[0,4] IOB_X2Y88 HDIOB_S IOB[0,5] IOB_X2Y89 HDIOB_M IOB[0,6] IOB_X2Y90 HDIOB_S IOB[0,7] IOB_X2Y91 HDIOB_M IOB[0,8] IOB_X2Y92 HDIOB_S IOB[0,9] IOB_X2Y93 HDIOB_M IOB[0,10] IOB_X2Y94 HDIOB_S IOB[0,11] IOB_X2Y95 HDIOB_M IOB[0,12] IOB_X2Y96 HDIOB_S IOB[0,13] IOB_X2Y97 HDIOB_M IOB[0,14] IOB_X2Y98 HDIOB_S IOB[0,15] IOB_X2Y99 HDIOB_M IOB[0,16] IOB_X2Y100 HDIOB_S IOB[0,17] IOB_X2Y101 HDIOB_M IOB[0,18] IOB_X2Y102 HDIOB_S IOB[0,19] IOB_X2Y103 HDIOB_M IOB[0,20] IOB_X2Y104 HDIOB_S IOB[0,21] IOB_X2Y105 HDIOB_M IOB[0,22] IOB_X2Y106 HDIOB_S IOB[0,23] IOB_X2Y107 HDIOB_M IOB[0,24] IOB_X2Y108 HDIOB_S IOB[0,25] IOB_X2Y109 HDIOB_M IOB[0,26] IOB_X2Y110 HDIOB_S IOB[0,27] IOB_X2Y111 HDIOB_M IOB[0,28] IOB_X2Y112 HDIOB_S IOB[0,29] IOB_X2Y113 HDIOB_M IOB[0,30] IOB_X2Y114 HDIOB_S IOB[0,31] IOB_X2Y115 HDIOB_M IOB[0,32] IOB_X2Y116 HDIOB_S IOB[0,33] IOB_X2Y117 HDIOB_M IOB[0,34] IOB_X2Y118 HDIOB_S IOB[0,35] IOB_X2Y119 HDIOB_M IOB[0,36] IOB_X2Y120 HDIOB_S IOB[0,37] IOB_X2Y121 HDIOB_M IOB[0,38] IOB_X2Y122 HDIOB_S IOB[0,39] IOB_X2Y123 HDIOB_M IOB[0,40] IOB_X2Y124 HDIOB_S IOB[0,41] IOB_X2Y125 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X1Y42 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X1Y43 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X1Y44 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X1Y45 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X1Y46 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X1Y47 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X1Y48 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X1Y49 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X1Y50 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X1Y51 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X1Y52 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X1Y53 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X1Y54 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X1Y55 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X1Y56 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X1Y57 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X1Y58 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X1Y59 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X1Y60 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X1Y61 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X1Y62 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X1Y42 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X1Y43 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X1Y44 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X1Y45 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X1Y46 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X1Y47 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X1Y48 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X1Y49 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X1Y50 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X1Y51 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X1Y52 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X1Y53 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X1Y54 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X1Y55 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X1Y56 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X1Y57 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X1Y58 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X1Y59 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X1Y60 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X1Y61 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X1Y62 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X1Y42 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X1Y43 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X1Y44 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X1Y45 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X1Y46 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X1Y47 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X1Y48 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X1Y49 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X1Y50 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X1Y51 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X1Y52 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X1Y53 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X1Y54 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X1Y55 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X1Y56 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X1Y57 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X1Y58 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X1Y59 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X1Y60 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X1Y61 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X1Y62 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X1Y4 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X1Y5 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X1Y2 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X1Y6 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X1Y7 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X1Y8 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y88 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y88 |
INT INT_X0Y88 |
CLEL_R CLEL_R_X0Y88 SLICEL SLICE[0,0] SLICE_X0Y88 |
CLEM CLEM_X1Y88 SLICEM SLICE[0,0] SLICE_X1Y88 |
INT INT_X1Y88 |
CLEL_R CLEL_R_X1Y88 SLICEL SLICE[0,0] SLICE_X2Y88 |
INT_INTF_L INT_INTF_L_X2Y88 |
INT INT_X2Y88 |
CLEL_R CLEL_R_X2Y88 SLICEL SLICE[0,0] SLICE_X3Y88 |
CLEM CLEM_X3Y88 SLICEM SLICE[0,0] SLICE_X4Y88 |
INT INT_X3Y88 |
INT_INTF_R INT_INTF_R_X3Y88 |
CLEM CLEM_X4Y88 SLICEM SLICE[0,0] SLICE_X5Y88 |
INT INT_X4Y88 |
CLEL_R CLEL_R_X4Y88 SLICEL SLICE[0,0] SLICE_X6Y88 |
CLEL_L CLEL_L_X5Y88 SLICEL SLICE[0,0] SLICE_X7Y88 |
INT INT_X5Y88 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y88 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y88 |
INT INT_X6Y88 |
CLEL_R CLEL_R_X6Y88 SLICEL SLICE[0,0] SLICE_X8Y88 |
CLEL_L CLEL_L_X7Y88 SLICEL SLICE[0,0] SLICE_X9Y88 |
INT INT_X7Y88 |
CLEL_R CLEL_R_X7Y88 SLICEL SLICE[0,0] SLICE_X10Y88 |
INT_INTF_L INT_INTF_L_X8Y88 |
INT INT_X8Y88 |
CLEL_R CLEL_R_X8Y88 SLICEL SLICE[0,0] SLICE_X11Y88 |
CLEM_R CLEM_R_X9Y88 SLICEM SLICE[0,0] SLICE_X12Y88 |
INT INT_X9Y88 |
CLEL_R CLEL_R_X9Y88 SLICEL SLICE[0,0] SLICE_X13Y88 |
CLEL_L CLEL_L_X10Y88 SLICEL SLICE[0,0] SLICE_X14Y88 |
INT INT_X10Y88 |
CLEL_R CLEL_R_X10Y88 SLICEL SLICE[0,0] SLICE_X15Y88 |
CLEL_L CLEL_L_X11Y88 SLICEL SLICE[0,0] SLICE_X16Y88 |
INT INT_X11Y88 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y88 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y87 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y87 |
INT INT_X0Y87 |
CLEL_R CLEL_R_X0Y87 SLICEL SLICE[0,0] SLICE_X0Y87 |
CLEM CLEM_X1Y87 SLICEM SLICE[0,0] SLICE_X1Y87 |
INT INT_X1Y87 |
CLEL_R CLEL_R_X1Y87 SLICEL SLICE[0,0] SLICE_X2Y87 |
INT_INTF_L INT_INTF_L_X2Y87 |
INT INT_X2Y87 |
CLEL_R CLEL_R_X2Y87 SLICEL SLICE[0,0] SLICE_X3Y87 |
CLEM CLEM_X3Y87 SLICEM SLICE[0,0] SLICE_X4Y87 |
INT INT_X3Y87 |
INT_INTF_R INT_INTF_R_X3Y87 |
CLEM CLEM_X4Y87 SLICEM SLICE[0,0] SLICE_X5Y87 |
INT INT_X4Y87 |
CLEL_R CLEL_R_X4Y87 SLICEL SLICE[0,0] SLICE_X6Y87 |
CLEL_L CLEL_L_X5Y87 SLICEL SLICE[0,0] SLICE_X7Y87 |
INT INT_X5Y87 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y87 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y87 |
INT INT_X6Y87 |
CLEL_R CLEL_R_X6Y87 SLICEL SLICE[0,0] SLICE_X8Y87 |
CLEL_L CLEL_L_X7Y87 SLICEL SLICE[0,0] SLICE_X9Y87 |
INT INT_X7Y87 |
CLEL_R CLEL_R_X7Y87 SLICEL SLICE[0,0] SLICE_X10Y87 |
INT_INTF_L INT_INTF_L_X8Y87 |
INT INT_X8Y87 |
CLEL_R CLEL_R_X8Y87 SLICEL SLICE[0,0] SLICE_X11Y87 |
CLEM_R CLEM_R_X9Y87 SLICEM SLICE[0,0] SLICE_X12Y87 |
INT INT_X9Y87 |
CLEL_R CLEL_R_X9Y87 SLICEL SLICE[0,0] SLICE_X13Y87 |
CLEL_L CLEL_L_X10Y87 SLICEL SLICE[0,0] SLICE_X14Y87 |
INT INT_X10Y87 |
CLEL_R CLEL_R_X10Y87 SLICEL SLICE[0,0] SLICE_X15Y87 |
CLEL_L CLEL_L_X11Y87 SLICEL SLICE[0,0] SLICE_X16Y87 |
INT INT_X11Y87 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y87 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y86 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y86 |
INT INT_X0Y86 |
CLEL_R CLEL_R_X0Y86 SLICEL SLICE[0,0] SLICE_X0Y86 |
CLEM CLEM_X1Y86 SLICEM SLICE[0,0] SLICE_X1Y86 |
INT INT_X1Y86 |
CLEL_R CLEL_R_X1Y86 SLICEL SLICE[0,0] SLICE_X2Y86 |
INT_INTF_L INT_INTF_L_X2Y86 |
INT INT_X2Y86 |
CLEL_R CLEL_R_X2Y86 SLICEL SLICE[0,0] SLICE_X3Y86 |
CLEM CLEM_X3Y86 SLICEM SLICE[0,0] SLICE_X4Y86 |
INT INT_X3Y86 |
INT_INTF_R INT_INTF_R_X3Y86 |
CLEM CLEM_X4Y86 SLICEM SLICE[0,0] SLICE_X5Y86 |
INT INT_X4Y86 |
CLEL_R CLEL_R_X4Y86 SLICEL SLICE[0,0] SLICE_X6Y86 |
CLEL_L CLEL_L_X5Y86 SLICEL SLICE[0,0] SLICE_X7Y86 |
INT INT_X5Y86 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y86 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y86 |
INT INT_X6Y86 |
CLEL_R CLEL_R_X6Y86 SLICEL SLICE[0,0] SLICE_X8Y86 |
CLEL_L CLEL_L_X7Y86 SLICEL SLICE[0,0] SLICE_X9Y86 |
INT INT_X7Y86 |
CLEL_R CLEL_R_X7Y86 SLICEL SLICE[0,0] SLICE_X10Y86 |
INT_INTF_L INT_INTF_L_X8Y86 |
INT INT_X8Y86 |
CLEL_R CLEL_R_X8Y86 SLICEL SLICE[0,0] SLICE_X11Y86 |
CLEM_R CLEM_R_X9Y86 SLICEM SLICE[0,0] SLICE_X12Y86 |
INT INT_X9Y86 |
CLEL_R CLEL_R_X9Y86 SLICEL SLICE[0,0] SLICE_X13Y86 |
CLEL_L CLEL_L_X10Y86 SLICEL SLICE[0,0] SLICE_X14Y86 |
INT INT_X10Y86 |
CLEL_R CLEL_R_X10Y86 SLICEL SLICE[0,0] SLICE_X15Y86 |
CLEL_L CLEL_L_X11Y86 SLICEL SLICE[0,0] SLICE_X16Y86 |
INT INT_X11Y86 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y86 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y85 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y85 |
INT INT_X0Y85 |
CLEL_R CLEL_R_X0Y85 SLICEL SLICE[0,0] SLICE_X0Y85 |
CLEM CLEM_X1Y85 SLICEM SLICE[0,0] SLICE_X1Y85 |
INT INT_X1Y85 |
CLEL_R CLEL_R_X1Y85 SLICEL SLICE[0,0] SLICE_X2Y85 |
INT_INTF_L INT_INTF_L_X2Y85 |
INT INT_X2Y85 |
CLEL_R CLEL_R_X2Y85 SLICEL SLICE[0,0] SLICE_X3Y85 |
CLEM CLEM_X3Y85 SLICEM SLICE[0,0] SLICE_X4Y85 |
INT INT_X3Y85 |
INT_INTF_R INT_INTF_R_X3Y85 |
CLEM CLEM_X4Y85 SLICEM SLICE[0,0] SLICE_X5Y85 |
INT INT_X4Y85 |
CLEL_R CLEL_R_X4Y85 SLICEL SLICE[0,0] SLICE_X6Y85 |
CLEL_L CLEL_L_X5Y85 SLICEL SLICE[0,0] SLICE_X7Y85 |
INT INT_X5Y85 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y85 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y85 |
INT INT_X6Y85 |
CLEL_R CLEL_R_X6Y85 SLICEL SLICE[0,0] SLICE_X8Y85 |
CLEL_L CLEL_L_X7Y85 SLICEL SLICE[0,0] SLICE_X9Y85 |
INT INT_X7Y85 |
CLEL_R CLEL_R_X7Y85 SLICEL SLICE[0,0] SLICE_X10Y85 |
INT_INTF_L INT_INTF_L_X8Y85 |
INT INT_X8Y85 |
CLEL_R CLEL_R_X8Y85 SLICEL SLICE[0,0] SLICE_X11Y85 |
CLEM_R CLEM_R_X9Y85 SLICEM SLICE[0,0] SLICE_X12Y85 |
INT INT_X9Y85 |
CLEL_R CLEL_R_X9Y85 SLICEL SLICE[0,0] SLICE_X13Y85 |
CLEL_L CLEL_L_X10Y85 SLICEL SLICE[0,0] SLICE_X14Y85 |
INT INT_X10Y85 |
CLEL_R CLEL_R_X10Y85 SLICEL SLICE[0,0] SLICE_X15Y85 |
CLEL_L CLEL_L_X11Y85 SLICEL SLICE[0,0] SLICE_X16Y85 |
INT INT_X11Y85 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y85 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y84 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y84 |
INT INT_X0Y84 |
CLEL_R CLEL_R_X0Y84 SLICEL SLICE[0,0] SLICE_X0Y84 |
CLEM CLEM_X1Y84 SLICEM SLICE[0,0] SLICE_X1Y84 |
INT INT_X1Y84 |
CLEL_R CLEL_R_X1Y84 SLICEL SLICE[0,0] SLICE_X2Y84 |
BRAM BRAM_X2Y80 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y32 RAMB181 RAMB18[0,1] RAMB18_X0Y33 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y16 |
INT_INTF_L INT_INTF_L_X2Y84 |
INT INT_X2Y84 |
CLEL_R CLEL_R_X2Y84 SLICEL SLICE[0,0] SLICE_X3Y84 |
CLEM CLEM_X3Y84 SLICEM SLICE[0,0] SLICE_X4Y84 |
INT INT_X3Y84 |
INT_INTF_R INT_INTF_R_X3Y84 |
DSP DSP_X3Y80 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y32 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y33 |
CLEM CLEM_X4Y84 SLICEM SLICE[0,0] SLICE_X5Y84 |
INT INT_X4Y84 |
CLEL_R CLEL_R_X4Y84 SLICEL SLICE[0,0] SLICE_X6Y84 |
CLEL_L CLEL_L_X5Y84 SLICEL SLICE[0,0] SLICE_X7Y84 |
INT INT_X5Y84 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y84 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y84 |
INT INT_X6Y84 |
CLEL_R CLEL_R_X6Y84 SLICEL SLICE[0,0] SLICE_X8Y84 |
CLEL_L CLEL_L_X7Y84 SLICEL SLICE[0,0] SLICE_X9Y84 |
INT INT_X7Y84 |
CLEL_R CLEL_R_X7Y84 SLICEL SLICE[0,0] SLICE_X10Y84 |
BRAM BRAM_X8Y80 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y32 RAMB181 RAMB18[0,1] RAMB18_X1Y33 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y16 |
INT_INTF_L INT_INTF_L_X8Y84 |
INT INT_X8Y84 |
CLEL_R CLEL_R_X8Y84 SLICEL SLICE[0,0] SLICE_X11Y84 |
CLEM_R CLEM_R_X9Y84 SLICEM SLICE[0,0] SLICE_X12Y84 |
INT INT_X9Y84 |
CLEL_R CLEL_R_X9Y84 SLICEL SLICE[0,0] SLICE_X13Y84 |
CLEL_L CLEL_L_X10Y84 SLICEL SLICE[0,0] SLICE_X14Y84 |
INT INT_X10Y84 |
CLEL_R CLEL_R_X10Y84 SLICEL SLICE[0,0] SLICE_X15Y84 |
CLEL_L CLEL_L_X11Y84 SLICEL SLICE[0,0] SLICE_X16Y84 |
INT INT_X11Y84 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y84 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y83 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y83 |
INT INT_X0Y83 |
CLEL_R CLEL_R_X0Y83 SLICEL SLICE[0,0] SLICE_X0Y83 |
CLEM CLEM_X1Y83 SLICEM SLICE[0,0] SLICE_X1Y83 |
INT INT_X1Y83 |
CLEL_R CLEL_R_X1Y83 SLICEL SLICE[0,0] SLICE_X2Y83 |
INT_INTF_L INT_INTF_L_X2Y83 |
INT INT_X2Y83 |
CLEL_R CLEL_R_X2Y83 SLICEL SLICE[0,0] SLICE_X3Y83 |
CLEM CLEM_X3Y83 SLICEM SLICE[0,0] SLICE_X4Y83 |
INT INT_X3Y83 |
INT_INTF_R INT_INTF_R_X3Y83 |
CLEM CLEM_X4Y83 SLICEM SLICE[0,0] SLICE_X5Y83 |
INT INT_X4Y83 |
CLEL_R CLEL_R_X4Y83 SLICEL SLICE[0,0] SLICE_X6Y83 |
CLEL_L CLEL_L_X5Y83 SLICEL SLICE[0,0] SLICE_X7Y83 |
INT INT_X5Y83 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y83 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y83 |
INT INT_X6Y83 |
CLEL_R CLEL_R_X6Y83 SLICEL SLICE[0,0] SLICE_X8Y83 |
CLEL_L CLEL_L_X7Y83 SLICEL SLICE[0,0] SLICE_X9Y83 |
INT INT_X7Y83 |
CLEL_R CLEL_R_X7Y83 SLICEL SLICE[0,0] SLICE_X10Y83 |
INT_INTF_L INT_INTF_L_X8Y83 |
INT INT_X8Y83 |
CLEL_R CLEL_R_X8Y83 SLICEL SLICE[0,0] SLICE_X11Y83 |
CLEM_R CLEM_R_X9Y83 SLICEM SLICE[0,0] SLICE_X12Y83 |
INT INT_X9Y83 |
CLEL_R CLEL_R_X9Y83 SLICEL SLICE[0,0] SLICE_X13Y83 |
CLEL_L CLEL_L_X10Y83 SLICEL SLICE[0,0] SLICE_X14Y83 |
INT INT_X10Y83 |
CLEL_R CLEL_R_X10Y83 SLICEL SLICE[0,0] SLICE_X15Y83 |
CLEL_L CLEL_L_X11Y83 SLICEL SLICE[0,0] SLICE_X16Y83 |
INT INT_X11Y83 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y83 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y82 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y82 |
INT INT_X0Y82 |
CLEL_R CLEL_R_X0Y82 SLICEL SLICE[0,0] SLICE_X0Y82 |
CLEM CLEM_X1Y82 SLICEM SLICE[0,0] SLICE_X1Y82 |
INT INT_X1Y82 |
CLEL_R CLEL_R_X1Y82 SLICEL SLICE[0,0] SLICE_X2Y82 |
INT_INTF_L INT_INTF_L_X2Y82 |
INT INT_X2Y82 |
CLEL_R CLEL_R_X2Y82 SLICEL SLICE[0,0] SLICE_X3Y82 |
CLEM CLEM_X3Y82 SLICEM SLICE[0,0] SLICE_X4Y82 |
INT INT_X3Y82 |
INT_INTF_R INT_INTF_R_X3Y82 |
CLEM CLEM_X4Y82 SLICEM SLICE[0,0] SLICE_X5Y82 |
INT INT_X4Y82 |
CLEL_R CLEL_R_X4Y82 SLICEL SLICE[0,0] SLICE_X6Y82 |
CLEL_L CLEL_L_X5Y82 SLICEL SLICE[0,0] SLICE_X7Y82 |
INT INT_X5Y82 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y82 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y82 |
INT INT_X6Y82 |
CLEL_R CLEL_R_X6Y82 SLICEL SLICE[0,0] SLICE_X8Y82 |
CLEL_L CLEL_L_X7Y82 SLICEL SLICE[0,0] SLICE_X9Y82 |
INT INT_X7Y82 |
CLEL_R CLEL_R_X7Y82 SLICEL SLICE[0,0] SLICE_X10Y82 |
INT_INTF_L INT_INTF_L_X8Y82 |
INT INT_X8Y82 |
CLEL_R CLEL_R_X8Y82 SLICEL SLICE[0,0] SLICE_X11Y82 |
CLEM_R CLEM_R_X9Y82 SLICEM SLICE[0,0] SLICE_X12Y82 |
INT INT_X9Y82 |
CLEL_R CLEL_R_X9Y82 SLICEL SLICE[0,0] SLICE_X13Y82 |
CLEL_L CLEL_L_X10Y82 SLICEL SLICE[0,0] SLICE_X14Y82 |
INT INT_X10Y82 |
CLEL_R CLEL_R_X10Y82 SLICEL SLICE[0,0] SLICE_X15Y82 |
CLEL_L CLEL_L_X11Y82 SLICEL SLICE[0,0] SLICE_X16Y82 |
INT INT_X11Y82 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y82 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y81 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y81 |
INT INT_X0Y81 |
CLEL_R CLEL_R_X0Y81 SLICEL SLICE[0,0] SLICE_X0Y81 |
CLEM CLEM_X1Y81 SLICEM SLICE[0,0] SLICE_X1Y81 |
INT INT_X1Y81 |
CLEL_R CLEL_R_X1Y81 SLICEL SLICE[0,0] SLICE_X2Y81 |
INT_INTF_L INT_INTF_L_X2Y81 |
INT INT_X2Y81 |
CLEL_R CLEL_R_X2Y81 SLICEL SLICE[0,0] SLICE_X3Y81 |
CLEM CLEM_X3Y81 SLICEM SLICE[0,0] SLICE_X4Y81 |
INT INT_X3Y81 |
INT_INTF_R INT_INTF_R_X3Y81 |
CLEM CLEM_X4Y81 SLICEM SLICE[0,0] SLICE_X5Y81 |
INT INT_X4Y81 |
CLEL_R CLEL_R_X4Y81 SLICEL SLICE[0,0] SLICE_X6Y81 |
CLEL_L CLEL_L_X5Y81 SLICEL SLICE[0,0] SLICE_X7Y81 |
INT INT_X5Y81 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y81 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y81 |
INT INT_X6Y81 |
CLEL_R CLEL_R_X6Y81 SLICEL SLICE[0,0] SLICE_X8Y81 |
CLEL_L CLEL_L_X7Y81 SLICEL SLICE[0,0] SLICE_X9Y81 |
INT INT_X7Y81 |
CLEL_R CLEL_R_X7Y81 SLICEL SLICE[0,0] SLICE_X10Y81 |
INT_INTF_L INT_INTF_L_X8Y81 |
INT INT_X8Y81 |
CLEL_R CLEL_R_X8Y81 SLICEL SLICE[0,0] SLICE_X11Y81 |
CLEM_R CLEM_R_X9Y81 SLICEM SLICE[0,0] SLICE_X12Y81 |
INT INT_X9Y81 |
CLEL_R CLEL_R_X9Y81 SLICEL SLICE[0,0] SLICE_X13Y81 |
CLEL_L CLEL_L_X10Y81 SLICEL SLICE[0,0] SLICE_X14Y81 |
INT INT_X10Y81 |
CLEL_R CLEL_R_X10Y81 SLICEL SLICE[0,0] SLICE_X15Y81 |
CLEL_L CLEL_L_X11Y81 SLICEL SLICE[0,0] SLICE_X16Y81 |
INT INT_X11Y81 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y81 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y80 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y80 |
INT INT_X0Y80 |
CLEL_R CLEL_R_X0Y80 SLICEL SLICE[0,0] SLICE_X0Y80 |
CLEM CLEM_X1Y80 SLICEM SLICE[0,0] SLICE_X1Y80 |
INT INT_X1Y80 |
CLEL_R CLEL_R_X1Y80 SLICEL SLICE[0,0] SLICE_X2Y80 |
INT_INTF_L INT_INTF_L_X2Y80 |
INT INT_X2Y80 |
CLEL_R CLEL_R_X2Y80 SLICEL SLICE[0,0] SLICE_X3Y80 |
CLEM CLEM_X3Y80 SLICEM SLICE[0,0] SLICE_X4Y80 |
INT INT_X3Y80 |
INT_INTF_R INT_INTF_R_X3Y80 |
CLEM CLEM_X4Y80 SLICEM SLICE[0,0] SLICE_X5Y80 |
INT INT_X4Y80 |
CLEL_R CLEL_R_X4Y80 SLICEL SLICE[0,0] SLICE_X6Y80 |
CLEL_L CLEL_L_X5Y80 SLICEL SLICE[0,0] SLICE_X7Y80 |
INT INT_X5Y80 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y80 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y80 |
INT INT_X6Y80 |
CLEL_R CLEL_R_X6Y80 SLICEL SLICE[0,0] SLICE_X8Y80 |
CLEL_L CLEL_L_X7Y80 SLICEL SLICE[0,0] SLICE_X9Y80 |
INT INT_X7Y80 |
CLEL_R CLEL_R_X7Y80 SLICEL SLICE[0,0] SLICE_X10Y80 |
INT_INTF_L INT_INTF_L_X8Y80 |
INT INT_X8Y80 |
CLEL_R CLEL_R_X8Y80 SLICEL SLICE[0,0] SLICE_X11Y80 |
CLEM_R CLEM_R_X9Y80 SLICEM SLICE[0,0] SLICE_X12Y80 |
INT INT_X9Y80 |
CLEL_R CLEL_R_X9Y80 SLICEL SLICE[0,0] SLICE_X13Y80 |
CLEL_L CLEL_L_X10Y80 SLICEL SLICE[0,0] SLICE_X14Y80 |
INT INT_X10Y80 |
CLEL_R CLEL_R_X10Y80 SLICEL SLICE[0,0] SLICE_X15Y80 |
CLEL_L CLEL_L_X11Y80 SLICEL SLICE[0,0] SLICE_X16Y80 |
INT INT_X11Y80 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y80 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y79 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y79 |
INT INT_X0Y79 |
CLEL_R CLEL_R_X0Y79 SLICEL SLICE[0,0] SLICE_X0Y79 |
CLEM CLEM_X1Y79 SLICEM SLICE[0,0] SLICE_X1Y79 |
INT INT_X1Y79 |
CLEL_R CLEL_R_X1Y79 SLICEL SLICE[0,0] SLICE_X2Y79 |
BRAM BRAM_X2Y75 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y30 RAMB181 RAMB18[0,1] RAMB18_X0Y31 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y15 |
INT_INTF_L INT_INTF_L_X2Y79 |
INT INT_X2Y79 |
CLEL_R CLEL_R_X2Y79 SLICEL SLICE[0,0] SLICE_X3Y79 |
CLEM CLEM_X3Y79 SLICEM SLICE[0,0] SLICE_X4Y79 |
INT INT_X3Y79 |
INT_INTF_R INT_INTF_R_X3Y79 |
DSP DSP_X3Y75 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y30 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y31 |
CLEM CLEM_X4Y79 SLICEM SLICE[0,0] SLICE_X5Y79 |
INT INT_X4Y79 |
CLEL_R CLEL_R_X4Y79 SLICEL SLICE[0,0] SLICE_X6Y79 |
CLEL_L CLEL_L_X5Y79 SLICEL SLICE[0,0] SLICE_X7Y79 |
INT INT_X5Y79 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y79 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y79 |
INT INT_X6Y79 |
CLEL_R CLEL_R_X6Y79 SLICEL SLICE[0,0] SLICE_X8Y79 |
CLEL_L CLEL_L_X7Y79 SLICEL SLICE[0,0] SLICE_X9Y79 |
INT INT_X7Y79 |
CLEL_R CLEL_R_X7Y79 SLICEL SLICE[0,0] SLICE_X10Y79 |
BRAM BRAM_X8Y75 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y30 RAMB181 RAMB18[0,1] RAMB18_X1Y31 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y15 |
INT_INTF_L INT_INTF_L_X8Y79 |
INT INT_X8Y79 |
CLEL_R CLEL_R_X8Y79 SLICEL SLICE[0,0] SLICE_X11Y79 |
CLEM_R CLEM_R_X9Y79 SLICEM SLICE[0,0] SLICE_X12Y79 |
INT INT_X9Y79 |
CLEL_R CLEL_R_X9Y79 SLICEL SLICE[0,0] SLICE_X13Y79 |
CLEL_L CLEL_L_X10Y79 SLICEL SLICE[0,0] SLICE_X14Y79 |
INT INT_X10Y79 |
CLEL_R CLEL_R_X10Y79 SLICEL SLICE[0,0] SLICE_X15Y79 |
CLEL_L CLEL_L_X11Y79 SLICEL SLICE[0,0] SLICE_X16Y79 |
INT INT_X11Y79 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y79 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y78 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y78 |
INT INT_X0Y78 |
CLEL_R CLEL_R_X0Y78 SLICEL SLICE[0,0] SLICE_X0Y78 |
CLEM CLEM_X1Y78 SLICEM SLICE[0,0] SLICE_X1Y78 |
INT INT_X1Y78 |
CLEL_R CLEL_R_X1Y78 SLICEL SLICE[0,0] SLICE_X2Y78 |
INT_INTF_L INT_INTF_L_X2Y78 |
INT INT_X2Y78 |
CLEL_R CLEL_R_X2Y78 SLICEL SLICE[0,0] SLICE_X3Y78 |
CLEM CLEM_X3Y78 SLICEM SLICE[0,0] SLICE_X4Y78 |
INT INT_X3Y78 |
INT_INTF_R INT_INTF_R_X3Y78 |
CLEM CLEM_X4Y78 SLICEM SLICE[0,0] SLICE_X5Y78 |
INT INT_X4Y78 |
CLEL_R CLEL_R_X4Y78 SLICEL SLICE[0,0] SLICE_X6Y78 |
CLEL_L CLEL_L_X5Y78 SLICEL SLICE[0,0] SLICE_X7Y78 |
INT INT_X5Y78 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y78 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y78 |
INT INT_X6Y78 |
CLEL_R CLEL_R_X6Y78 SLICEL SLICE[0,0] SLICE_X8Y78 |
CLEL_L CLEL_L_X7Y78 SLICEL SLICE[0,0] SLICE_X9Y78 |
INT INT_X7Y78 |
CLEL_R CLEL_R_X7Y78 SLICEL SLICE[0,0] SLICE_X10Y78 |
INT_INTF_L INT_INTF_L_X8Y78 |
INT INT_X8Y78 |
CLEL_R CLEL_R_X8Y78 SLICEL SLICE[0,0] SLICE_X11Y78 |
CLEM_R CLEM_R_X9Y78 SLICEM SLICE[0,0] SLICE_X12Y78 |
INT INT_X9Y78 |
CLEL_R CLEL_R_X9Y78 SLICEL SLICE[0,0] SLICE_X13Y78 |
CLEL_L CLEL_L_X10Y78 SLICEL SLICE[0,0] SLICE_X14Y78 |
INT INT_X10Y78 |
CLEL_R CLEL_R_X10Y78 SLICEL SLICE[0,0] SLICE_X15Y78 |
CLEL_L CLEL_L_X11Y78 SLICEL SLICE[0,0] SLICE_X16Y78 |
INT INT_X11Y78 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y78 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y77 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y77 |
INT INT_X0Y77 |
CLEL_R CLEL_R_X0Y77 SLICEL SLICE[0,0] SLICE_X0Y77 |
CLEM CLEM_X1Y77 SLICEM SLICE[0,0] SLICE_X1Y77 |
INT INT_X1Y77 |
CLEL_R CLEL_R_X1Y77 SLICEL SLICE[0,0] SLICE_X2Y77 |
INT_INTF_L INT_INTF_L_X2Y77 |
INT INT_X2Y77 |
CLEL_R CLEL_R_X2Y77 SLICEL SLICE[0,0] SLICE_X3Y77 |
CLEM CLEM_X3Y77 SLICEM SLICE[0,0] SLICE_X4Y77 |
INT INT_X3Y77 |
INT_INTF_R INT_INTF_R_X3Y77 |
CLEM CLEM_X4Y77 SLICEM SLICE[0,0] SLICE_X5Y77 |
INT INT_X4Y77 |
CLEL_R CLEL_R_X4Y77 SLICEL SLICE[0,0] SLICE_X6Y77 |
CLEL_L CLEL_L_X5Y77 SLICEL SLICE[0,0] SLICE_X7Y77 |
INT INT_X5Y77 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y77 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y77 |
INT INT_X6Y77 |
CLEL_R CLEL_R_X6Y77 SLICEL SLICE[0,0] SLICE_X8Y77 |
CLEL_L CLEL_L_X7Y77 SLICEL SLICE[0,0] SLICE_X9Y77 |
INT INT_X7Y77 |
CLEL_R CLEL_R_X7Y77 SLICEL SLICE[0,0] SLICE_X10Y77 |
INT_INTF_L INT_INTF_L_X8Y77 |
INT INT_X8Y77 |
CLEL_R CLEL_R_X8Y77 SLICEL SLICE[0,0] SLICE_X11Y77 |
CLEM_R CLEM_R_X9Y77 SLICEM SLICE[0,0] SLICE_X12Y77 |
INT INT_X9Y77 |
CLEL_R CLEL_R_X9Y77 SLICEL SLICE[0,0] SLICE_X13Y77 |
CLEL_L CLEL_L_X10Y77 SLICEL SLICE[0,0] SLICE_X14Y77 |
INT INT_X10Y77 |
CLEL_R CLEL_R_X10Y77 SLICEL SLICE[0,0] SLICE_X15Y77 |
CLEL_L CLEL_L_X11Y77 SLICEL SLICE[0,0] SLICE_X16Y77 |
INT INT_X11Y77 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y77 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y76 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y76 |
INT INT_X0Y76 |
CLEL_R CLEL_R_X0Y76 SLICEL SLICE[0,0] SLICE_X0Y76 |
CLEM CLEM_X1Y76 SLICEM SLICE[0,0] SLICE_X1Y76 |
INT INT_X1Y76 |
CLEL_R CLEL_R_X1Y76 SLICEL SLICE[0,0] SLICE_X2Y76 |
INT_INTF_L INT_INTF_L_X2Y76 |
INT INT_X2Y76 |
CLEL_R CLEL_R_X2Y76 SLICEL SLICE[0,0] SLICE_X3Y76 |
CLEM CLEM_X3Y76 SLICEM SLICE[0,0] SLICE_X4Y76 |
INT INT_X3Y76 |
INT_INTF_R INT_INTF_R_X3Y76 |
CLEM CLEM_X4Y76 SLICEM SLICE[0,0] SLICE_X5Y76 |
INT INT_X4Y76 |
CLEL_R CLEL_R_X4Y76 SLICEL SLICE[0,0] SLICE_X6Y76 |
CLEL_L CLEL_L_X5Y76 SLICEL SLICE[0,0] SLICE_X7Y76 |
INT INT_X5Y76 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y76 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y76 |
INT INT_X6Y76 |
CLEL_R CLEL_R_X6Y76 SLICEL SLICE[0,0] SLICE_X8Y76 |
CLEL_L CLEL_L_X7Y76 SLICEL SLICE[0,0] SLICE_X9Y76 |
INT INT_X7Y76 |
CLEL_R CLEL_R_X7Y76 SLICEL SLICE[0,0] SLICE_X10Y76 |
INT_INTF_L INT_INTF_L_X8Y76 |
INT INT_X8Y76 |
CLEL_R CLEL_R_X8Y76 SLICEL SLICE[0,0] SLICE_X11Y76 |
CLEM_R CLEM_R_X9Y76 SLICEM SLICE[0,0] SLICE_X12Y76 |
INT INT_X9Y76 |
CLEL_R CLEL_R_X9Y76 SLICEL SLICE[0,0] SLICE_X13Y76 |
CLEL_L CLEL_L_X10Y76 SLICEL SLICE[0,0] SLICE_X14Y76 |
INT INT_X10Y76 |
CLEL_R CLEL_R_X10Y76 SLICEL SLICE[0,0] SLICE_X15Y76 |
CLEL_L CLEL_L_X11Y76 SLICEL SLICE[0,0] SLICE_X16Y76 |
INT INT_X11Y76 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y76 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y75 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y75 |
INT INT_X0Y75 |
CLEL_R CLEL_R_X0Y75 SLICEL SLICE[0,0] SLICE_X0Y75 |
CLEM CLEM_X1Y75 SLICEM SLICE[0,0] SLICE_X1Y75 |
INT INT_X1Y75 |
CLEL_R CLEL_R_X1Y75 SLICEL SLICE[0,0] SLICE_X2Y75 |
INT_INTF_L INT_INTF_L_X2Y75 |
INT INT_X2Y75 |
CLEL_R CLEL_R_X2Y75 SLICEL SLICE[0,0] SLICE_X3Y75 |
CLEM CLEM_X3Y75 SLICEM SLICE[0,0] SLICE_X4Y75 |
INT INT_X3Y75 |
INT_INTF_R INT_INTF_R_X3Y75 |
CLEM CLEM_X4Y75 SLICEM SLICE[0,0] SLICE_X5Y75 |
INT INT_X4Y75 |
CLEL_R CLEL_R_X4Y75 SLICEL SLICE[0,0] SLICE_X6Y75 |
CLEL_L CLEL_L_X5Y75 SLICEL SLICE[0,0] SLICE_X7Y75 |
INT INT_X5Y75 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y75 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y75 |
INT INT_X6Y75 |
CLEL_R CLEL_R_X6Y75 SLICEL SLICE[0,0] SLICE_X8Y75 |
CLEL_L CLEL_L_X7Y75 SLICEL SLICE[0,0] SLICE_X9Y75 |
INT INT_X7Y75 |
CLEL_R CLEL_R_X7Y75 SLICEL SLICE[0,0] SLICE_X10Y75 |
INT_INTF_L INT_INTF_L_X8Y75 |
INT INT_X8Y75 |
CLEL_R CLEL_R_X8Y75 SLICEL SLICE[0,0] SLICE_X11Y75 |
CLEM_R CLEM_R_X9Y75 SLICEM SLICE[0,0] SLICE_X12Y75 |
INT INT_X9Y75 |
CLEL_R CLEL_R_X9Y75 SLICEL SLICE[0,0] SLICE_X13Y75 |
CLEL_L CLEL_L_X10Y75 SLICEL SLICE[0,0] SLICE_X14Y75 |
INT INT_X10Y75 |
CLEL_R CLEL_R_X10Y75 SLICEL SLICE[0,0] SLICE_X15Y75 |
CLEL_L CLEL_L_X11Y75 SLICEL SLICE[0,0] SLICE_X16Y75 |
INT INT_X11Y75 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y75 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y74 |
XIPHY_BYTE_L XIPHY_BYTE_L_X0Y60 RIU_OR RIU_OR[0,0] RIU_OR_X0Y0 BITSLICE_RX_TX BITSLICE_RX_TX[0,0] BITSLICE_RX_TX_X0Y0 BITSLICE_RX_TX BITSLICE_RX_TX[0,1] BITSLICE_RX_TX_X0Y1 BITSLICE_RX_TX BITSLICE_RX_TX[0,2] BITSLICE_RX_TX_X0Y2 BITSLICE_RX_TX BITSLICE_RX_TX[0,3] BITSLICE_RX_TX_X0Y3 BITSLICE_RX_TX BITSLICE_RX_TX[0,4] BITSLICE_RX_TX_X0Y4 BITSLICE_RX_TX BITSLICE_RX_TX[0,5] BITSLICE_RX_TX_X0Y5 BITSLICE_RX_TX BITSLICE_RX_TX[0,6] BITSLICE_RX_TX_X0Y6 BITSLICE_RX_TX BITSLICE_RX_TX[0,7] BITSLICE_RX_TX_X0Y7 BITSLICE_RX_TX BITSLICE_RX_TX[0,8] BITSLICE_RX_TX_X0Y8 BITSLICE_RX_TX BITSLICE_RX_TX[0,9] BITSLICE_RX_TX_X0Y9 BITSLICE_RX_TX BITSLICE_RX_TX[0,10] BITSLICE_RX_TX_X0Y10 BITSLICE_RX_TX BITSLICE_RX_TX[0,11] BITSLICE_RX_TX_X0Y11 BITSLICE_RX_TX BITSLICE_RX_TX[0,12] BITSLICE_RX_TX_X0Y12 BITSLICE_TX BITSLICE_TX[0,0] BITSLICE_TX_X0Y0 BITSLICE_TX BITSLICE_TX[0,1] BITSLICE_TX_X0Y1 PLL_SELECT_SITE PLL_SELECT_SITE[0,0] PLL_SELECT_SITE_X0Y0 PLL_SELECT_SITE PLL_SELECT_SITE[0,1] PLL_SELECT_SITE_X0Y1 BITSLICE_CONTROL BITSLICE_CONTROL[0,0] BITSLICE_CONTROL_X0Y0 BITSLICE_CONTROL BITSLICE_CONTROL[0,1] BITSLICE_CONTROL_X0Y1 XIPHY_FEEDTHROUGH XIPHY_FEEDTHROUGH[0,0] XIPHY_FEEDTHROUGH_X0Y0 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y74 |
INT INT_X0Y74 |
CLEL_R CLEL_R_X0Y74 SLICEL SLICE[0,0] SLICE_X0Y74 |
CLEM CLEM_X1Y74 SLICEM SLICE[0,0] SLICE_X1Y74 |
INT INT_X1Y74 |
CLEL_R CLEL_R_X1Y74 SLICEL SLICE[0,0] SLICE_X2Y74 |
BRAM BRAM_X2Y70 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y28 RAMB181 RAMB18[0,1] RAMB18_X0Y29 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y14 |
INT_INTF_L INT_INTF_L_X2Y74 |
INT INT_X2Y74 |
CLEL_R CLEL_R_X2Y74 SLICEL SLICE[0,0] SLICE_X3Y74 |
CLEM CLEM_X3Y74 SLICEM SLICE[0,0] SLICE_X4Y74 |
INT INT_X3Y74 |
INT_INTF_R INT_INTF_R_X3Y74 |
DSP DSP_X3Y70 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y28 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y29 |
CLEM CLEM_X4Y74 SLICEM SLICE[0,0] SLICE_X5Y74 |
INT INT_X4Y74 |
CLEL_R CLEL_R_X4Y74 SLICEL SLICE[0,0] SLICE_X6Y74 |
CLEL_L CLEL_L_X5Y74 SLICEL SLICE[0,0] SLICE_X7Y74 |
INT INT_X5Y74 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y74 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y74 |
INT INT_X6Y74 |
CLEL_R CLEL_R_X6Y74 SLICEL SLICE[0,0] SLICE_X8Y74 |
CLEL_L CLEL_L_X7Y74 SLICEL SLICE[0,0] SLICE_X9Y74 |
INT INT_X7Y74 |
CLEL_R CLEL_R_X7Y74 SLICEL SLICE[0,0] SLICE_X10Y74 |
BRAM BRAM_X8Y70 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y28 RAMB181 RAMB18[0,1] RAMB18_X1Y29 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y14 |
INT_INTF_L INT_INTF_L_X8Y74 |
INT INT_X8Y74 |
CLEL_R CLEL_R_X8Y74 SLICEL SLICE[0,0] SLICE_X11Y74 |
CLEM_R CLEM_R_X9Y74 SLICEM SLICE[0,0] SLICE_X12Y74 |
INT INT_X9Y74 |
CLEL_R CLEL_R_X9Y74 SLICEL SLICE[0,0] SLICE_X13Y74 |
CLEL_L CLEL_L_X10Y74 SLICEL SLICE[0,0] SLICE_X14Y74 |
INT INT_X10Y74 |
CLEL_R CLEL_R_X10Y74 SLICEL SLICE[0,0] SLICE_X15Y74 |
CLEL_L CLEL_L_X11Y74 SLICEL SLICE[0,0] SLICE_X16Y74 |
INT INT_X11Y74 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y74 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y73 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y73 |
INT INT_X0Y73 |
CLEL_R CLEL_R_X0Y73 SLICEL SLICE[0,0] SLICE_X0Y73 |
CLEM CLEM_X1Y73 SLICEM SLICE[0,0] SLICE_X1Y73 |
INT INT_X1Y73 |
CLEL_R CLEL_R_X1Y73 SLICEL SLICE[0,0] SLICE_X2Y73 |
INT_INTF_L INT_INTF_L_X2Y73 |
INT INT_X2Y73 |
CLEL_R CLEL_R_X2Y73 SLICEL SLICE[0,0] SLICE_X3Y73 |
CLEM CLEM_X3Y73 SLICEM SLICE[0,0] SLICE_X4Y73 |
INT INT_X3Y73 |
INT_INTF_R INT_INTF_R_X3Y73 |
CLEM CLEM_X4Y73 SLICEM SLICE[0,0] SLICE_X5Y73 |
INT INT_X4Y73 |
CLEL_R CLEL_R_X4Y73 SLICEL SLICE[0,0] SLICE_X6Y73 |
CLEL_L CLEL_L_X5Y73 SLICEL SLICE[0,0] SLICE_X7Y73 |
INT INT_X5Y73 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y73 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y73 |
INT INT_X6Y73 |
CLEL_R CLEL_R_X6Y73 SLICEL SLICE[0,0] SLICE_X8Y73 |
CLEL_L CLEL_L_X7Y73 SLICEL SLICE[0,0] SLICE_X9Y73 |
INT INT_X7Y73 |
CLEL_R CLEL_R_X7Y73 SLICEL SLICE[0,0] SLICE_X10Y73 |
INT_INTF_L INT_INTF_L_X8Y73 |
INT INT_X8Y73 |
CLEL_R CLEL_R_X8Y73 SLICEL SLICE[0,0] SLICE_X11Y73 |
CLEM_R CLEM_R_X9Y73 SLICEM SLICE[0,0] SLICE_X12Y73 |
INT INT_X9Y73 |
CLEL_R CLEL_R_X9Y73 SLICEL SLICE[0,0] SLICE_X13Y73 |
CLEL_L CLEL_L_X10Y73 SLICEL SLICE[0,0] SLICE_X14Y73 |
INT INT_X10Y73 |
CLEL_R CLEL_R_X10Y73 SLICEL SLICE[0,0] SLICE_X15Y73 |
CLEL_L CLEL_L_X11Y73 SLICEL SLICE[0,0] SLICE_X16Y73 |
INT INT_X11Y73 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y73 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y72 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y72 |
INT INT_X0Y72 |
CLEL_R CLEL_R_X0Y72 SLICEL SLICE[0,0] SLICE_X0Y72 |
CLEM CLEM_X1Y72 SLICEM SLICE[0,0] SLICE_X1Y72 |
INT INT_X1Y72 |
CLEL_R CLEL_R_X1Y72 SLICEL SLICE[0,0] SLICE_X2Y72 |
INT_INTF_L INT_INTF_L_X2Y72 |
INT INT_X2Y72 |
CLEL_R CLEL_R_X2Y72 SLICEL SLICE[0,0] SLICE_X3Y72 |
CLEM CLEM_X3Y72 SLICEM SLICE[0,0] SLICE_X4Y72 |
INT INT_X3Y72 |
INT_INTF_R INT_INTF_R_X3Y72 |
CLEM CLEM_X4Y72 SLICEM SLICE[0,0] SLICE_X5Y72 |
INT INT_X4Y72 |
CLEL_R CLEL_R_X4Y72 SLICEL SLICE[0,0] SLICE_X6Y72 |
CLEL_L CLEL_L_X5Y72 SLICEL SLICE[0,0] SLICE_X7Y72 |
INT INT_X5Y72 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y72 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y72 |
INT INT_X6Y72 |
CLEL_R CLEL_R_X6Y72 SLICEL SLICE[0,0] SLICE_X8Y72 |
CLEL_L CLEL_L_X7Y72 SLICEL SLICE[0,0] SLICE_X9Y72 |
INT INT_X7Y72 |
CLEL_R CLEL_R_X7Y72 SLICEL SLICE[0,0] SLICE_X10Y72 |
INT_INTF_L INT_INTF_L_X8Y72 |
INT INT_X8Y72 |
CLEL_R CLEL_R_X8Y72 SLICEL SLICE[0,0] SLICE_X11Y72 |
CLEM_R CLEM_R_X9Y72 SLICEM SLICE[0,0] SLICE_X12Y72 |
INT INT_X9Y72 |
CLEL_R CLEL_R_X9Y72 SLICEL SLICE[0,0] SLICE_X13Y72 |
CLEL_L CLEL_L_X10Y72 SLICEL SLICE[0,0] SLICE_X14Y72 |
INT INT_X10Y72 |
CLEL_R CLEL_R_X10Y72 SLICEL SLICE[0,0] SLICE_X15Y72 |
CLEL_L CLEL_L_X11Y72 SLICEL SLICE[0,0] SLICE_X16Y72 |
INT INT_X11Y72 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y72 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y71 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y71 |
INT INT_X0Y71 |
CLEL_R CLEL_R_X0Y71 SLICEL SLICE[0,0] SLICE_X0Y71 |
CLEM CLEM_X1Y71 SLICEM SLICE[0,0] SLICE_X1Y71 |
INT INT_X1Y71 |
CLEL_R CLEL_R_X1Y71 SLICEL SLICE[0,0] SLICE_X2Y71 |
INT_INTF_L INT_INTF_L_X2Y71 |
INT INT_X2Y71 |
CLEL_R CLEL_R_X2Y71 SLICEL SLICE[0,0] SLICE_X3Y71 |
CLEM CLEM_X3Y71 SLICEM SLICE[0,0] SLICE_X4Y71 |
INT INT_X3Y71 |
INT_INTF_R INT_INTF_R_X3Y71 |
CLEM CLEM_X4Y71 SLICEM SLICE[0,0] SLICE_X5Y71 |
INT INT_X4Y71 |
CLEL_R CLEL_R_X4Y71 SLICEL SLICE[0,0] SLICE_X6Y71 |
CLEL_L CLEL_L_X5Y71 SLICEL SLICE[0,0] SLICE_X7Y71 |
INT INT_X5Y71 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y71 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y71 |
INT INT_X6Y71 |
CLEL_R CLEL_R_X6Y71 SLICEL SLICE[0,0] SLICE_X8Y71 |
CLEL_L CLEL_L_X7Y71 SLICEL SLICE[0,0] SLICE_X9Y71 |
INT INT_X7Y71 |
CLEL_R CLEL_R_X7Y71 SLICEL SLICE[0,0] SLICE_X10Y71 |
INT_INTF_L INT_INTF_L_X8Y71 |
INT INT_X8Y71 |
CLEL_R CLEL_R_X8Y71 SLICEL SLICE[0,0] SLICE_X11Y71 |
CLEM_R CLEM_R_X9Y71 SLICEM SLICE[0,0] SLICE_X12Y71 |
INT INT_X9Y71 |
CLEL_R CLEL_R_X9Y71 SLICEL SLICE[0,0] SLICE_X13Y71 |
CLEL_L CLEL_L_X10Y71 SLICEL SLICE[0,0] SLICE_X14Y71 |
INT INT_X10Y71 |
CLEL_R CLEL_R_X10Y71 SLICEL SLICE[0,0] SLICE_X15Y71 |
CLEL_L CLEL_L_X11Y71 SLICEL SLICE[0,0] SLICE_X16Y71 |
INT INT_X11Y71 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y71 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y70 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y70 |
INT INT_X0Y70 |
CLEL_R CLEL_R_X0Y70 SLICEL SLICE[0,0] SLICE_X0Y70 |
CLEM CLEM_X1Y70 SLICEM SLICE[0,0] SLICE_X1Y70 |
INT INT_X1Y70 |
CLEL_R CLEL_R_X1Y70 SLICEL SLICE[0,0] SLICE_X2Y70 |
INT_INTF_L INT_INTF_L_X2Y70 |
INT INT_X2Y70 |
CLEL_R CLEL_R_X2Y70 SLICEL SLICE[0,0] SLICE_X3Y70 |
CLEM CLEM_X3Y70 SLICEM SLICE[0,0] SLICE_X4Y70 |
INT INT_X3Y70 |
INT_INTF_R INT_INTF_R_X3Y70 |
CLEM CLEM_X4Y70 SLICEM SLICE[0,0] SLICE_X5Y70 |
INT INT_X4Y70 |
CLEL_R CLEL_R_X4Y70 SLICEL SLICE[0,0] SLICE_X6Y70 |
CLEL_L CLEL_L_X5Y70 SLICEL SLICE[0,0] SLICE_X7Y70 |
INT INT_X5Y70 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y70 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y70 |
INT INT_X6Y70 |
CLEL_R CLEL_R_X6Y70 SLICEL SLICE[0,0] SLICE_X8Y70 |
CLEL_L CLEL_L_X7Y70 SLICEL SLICE[0,0] SLICE_X9Y70 |
INT INT_X7Y70 |
CLEL_R CLEL_R_X7Y70 SLICEL SLICE[0,0] SLICE_X10Y70 |
INT_INTF_L INT_INTF_L_X8Y70 |
INT INT_X8Y70 |
CLEL_R CLEL_R_X8Y70 SLICEL SLICE[0,0] SLICE_X11Y70 |
CLEM_R CLEM_R_X9Y70 SLICEM SLICE[0,0] SLICE_X12Y70 |
INT INT_X9Y70 |
CLEL_R CLEL_R_X9Y70 SLICEL SLICE[0,0] SLICE_X13Y70 |
CLEL_L CLEL_L_X10Y70 SLICEL SLICE[0,0] SLICE_X14Y70 |
INT INT_X10Y70 |
CLEL_R CLEL_R_X10Y70 SLICEL SLICE[0,0] SLICE_X15Y70 |
CLEL_L CLEL_L_X11Y70 SLICEL SLICE[0,0] SLICE_X16Y70 |
INT INT_X11Y70 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y70 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y69 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y69 |
INT INT_X0Y69 |
CLEL_R CLEL_R_X0Y69 SLICEL SLICE[0,0] SLICE_X0Y69 |
CLEM CLEM_X1Y69 SLICEM SLICE[0,0] SLICE_X1Y69 |
INT INT_X1Y69 |
CLEL_R CLEL_R_X1Y69 SLICEL SLICE[0,0] SLICE_X2Y69 |
BRAM BRAM_X2Y65 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y26 RAMB181 RAMB18[0,1] RAMB18_X0Y27 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y13 |
INT_INTF_L INT_INTF_L_X2Y69 |
INT INT_X2Y69 |
CLEL_R CLEL_R_X2Y69 SLICEL SLICE[0,0] SLICE_X3Y69 |
CLEM CLEM_X3Y69 SLICEM SLICE[0,0] SLICE_X4Y69 |
INT INT_X3Y69 |
INT_INTF_R INT_INTF_R_X3Y69 |
DSP DSP_X3Y65 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y26 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y27 |
CLEM CLEM_X4Y69 SLICEM SLICE[0,0] SLICE_X5Y69 |
INT INT_X4Y69 |
CLEL_R CLEL_R_X4Y69 SLICEL SLICE[0,0] SLICE_X6Y69 |
CLEL_L CLEL_L_X5Y69 SLICEL SLICE[0,0] SLICE_X7Y69 |
INT INT_X5Y69 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y69 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y69 |
INT INT_X6Y69 |
CLEL_R CLEL_R_X6Y69 SLICEL SLICE[0,0] SLICE_X8Y69 |
CLEL_L CLEL_L_X7Y69 SLICEL SLICE[0,0] SLICE_X9Y69 |
INT INT_X7Y69 |
CLEL_R CLEL_R_X7Y69 SLICEL SLICE[0,0] SLICE_X10Y69 |
BRAM BRAM_X8Y65 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y26 RAMB181 RAMB18[0,1] RAMB18_X1Y27 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y13 |
INT_INTF_L INT_INTF_L_X8Y69 |
INT INT_X8Y69 |
CLEL_R CLEL_R_X8Y69 SLICEL SLICE[0,0] SLICE_X11Y69 |
CLEM_R CLEM_R_X9Y69 SLICEM SLICE[0,0] SLICE_X12Y69 |
INT INT_X9Y69 |
CLEL_R CLEL_R_X9Y69 SLICEL SLICE[0,0] SLICE_X13Y69 |
CLEL_L CLEL_L_X10Y69 SLICEL SLICE[0,0] SLICE_X14Y69 |
INT INT_X10Y69 |
CLEL_R CLEL_R_X10Y69 SLICEL SLICE[0,0] SLICE_X15Y69 |
CLEL_L CLEL_L_X11Y69 SLICEL SLICE[0,0] SLICE_X16Y69 |
INT INT_X11Y69 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y69 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y68 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y68 |
INT INT_X0Y68 |
CLEL_R CLEL_R_X0Y68 SLICEL SLICE[0,0] SLICE_X0Y68 |
CLEM CLEM_X1Y68 SLICEM SLICE[0,0] SLICE_X1Y68 |
INT INT_X1Y68 |
CLEL_R CLEL_R_X1Y68 SLICEL SLICE[0,0] SLICE_X2Y68 |
INT_INTF_L INT_INTF_L_X2Y68 |
INT INT_X2Y68 |
CLEL_R CLEL_R_X2Y68 SLICEL SLICE[0,0] SLICE_X3Y68 |
CLEM CLEM_X3Y68 SLICEM SLICE[0,0] SLICE_X4Y68 |
INT INT_X3Y68 |
INT_INTF_R INT_INTF_R_X3Y68 |
CLEM CLEM_X4Y68 SLICEM SLICE[0,0] SLICE_X5Y68 |
INT INT_X4Y68 |
CLEL_R CLEL_R_X4Y68 SLICEL SLICE[0,0] SLICE_X6Y68 |
CLEL_L CLEL_L_X5Y68 SLICEL SLICE[0,0] SLICE_X7Y68 |
INT INT_X5Y68 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y68 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y68 |
INT INT_X6Y68 |
CLEL_R CLEL_R_X6Y68 SLICEL SLICE[0,0] SLICE_X8Y68 |
CLEL_L CLEL_L_X7Y68 SLICEL SLICE[0,0] SLICE_X9Y68 |
INT INT_X7Y68 |
CLEL_R CLEL_R_X7Y68 SLICEL SLICE[0,0] SLICE_X10Y68 |
INT_INTF_L INT_INTF_L_X8Y68 |
INT INT_X8Y68 |
CLEL_R CLEL_R_X8Y68 SLICEL SLICE[0,0] SLICE_X11Y68 |
CLEM_R CLEM_R_X9Y68 SLICEM SLICE[0,0] SLICE_X12Y68 |
INT INT_X9Y68 |
CLEL_R CLEL_R_X9Y68 SLICEL SLICE[0,0] SLICE_X13Y68 |
CLEL_L CLEL_L_X10Y68 SLICEL SLICE[0,0] SLICE_X14Y68 |
INT INT_X10Y68 |
CLEL_R CLEL_R_X10Y68 SLICEL SLICE[0,0] SLICE_X15Y68 |
CLEL_L CLEL_L_X11Y68 SLICEL SLICE[0,0] SLICE_X16Y68 |
INT INT_X11Y68 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y68 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y67 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y67 |
INT INT_X0Y67 |
CLEL_R CLEL_R_X0Y67 SLICEL SLICE[0,0] SLICE_X0Y67 |
CLEM CLEM_X1Y67 SLICEM SLICE[0,0] SLICE_X1Y67 |
INT INT_X1Y67 |
CLEL_R CLEL_R_X1Y67 SLICEL SLICE[0,0] SLICE_X2Y67 |
INT_INTF_L INT_INTF_L_X2Y67 |
INT INT_X2Y67 |
CLEL_R CLEL_R_X2Y67 SLICEL SLICE[0,0] SLICE_X3Y67 |
CLEM CLEM_X3Y67 SLICEM SLICE[0,0] SLICE_X4Y67 |
INT INT_X3Y67 |
INT_INTF_R INT_INTF_R_X3Y67 |
CLEM CLEM_X4Y67 SLICEM SLICE[0,0] SLICE_X5Y67 |
INT INT_X4Y67 |
CLEL_R CLEL_R_X4Y67 SLICEL SLICE[0,0] SLICE_X6Y67 |
CLEL_L CLEL_L_X5Y67 SLICEL SLICE[0,0] SLICE_X7Y67 |
INT INT_X5Y67 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y67 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y67 |
INT INT_X6Y67 |
CLEL_R CLEL_R_X6Y67 SLICEL SLICE[0,0] SLICE_X8Y67 |
CLEL_L CLEL_L_X7Y67 SLICEL SLICE[0,0] SLICE_X9Y67 |
INT INT_X7Y67 |
CLEL_R CLEL_R_X7Y67 SLICEL SLICE[0,0] SLICE_X10Y67 |
INT_INTF_L INT_INTF_L_X8Y67 |
INT INT_X8Y67 |
CLEL_R CLEL_R_X8Y67 SLICEL SLICE[0,0] SLICE_X11Y67 |
CLEM_R CLEM_R_X9Y67 SLICEM SLICE[0,0] SLICE_X12Y67 |
INT INT_X9Y67 |
CLEL_R CLEL_R_X9Y67 SLICEL SLICE[0,0] SLICE_X13Y67 |
CLEL_L CLEL_L_X10Y67 SLICEL SLICE[0,0] SLICE_X14Y67 |
INT INT_X10Y67 |
CLEL_R CLEL_R_X10Y67 SLICEL SLICE[0,0] SLICE_X15Y67 |
CLEL_L CLEL_L_X11Y67 SLICEL SLICE[0,0] SLICE_X16Y67 |
INT INT_X11Y67 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y67 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y66 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y66 |
INT INT_X0Y66 |
CLEL_R CLEL_R_X0Y66 SLICEL SLICE[0,0] SLICE_X0Y66 |
CLEM CLEM_X1Y66 SLICEM SLICE[0,0] SLICE_X1Y66 |
INT INT_X1Y66 |
CLEL_R CLEL_R_X1Y66 SLICEL SLICE[0,0] SLICE_X2Y66 |
INT_INTF_L INT_INTF_L_X2Y66 |
INT INT_X2Y66 |
CLEL_R CLEL_R_X2Y66 SLICEL SLICE[0,0] SLICE_X3Y66 |
CLEM CLEM_X3Y66 SLICEM SLICE[0,0] SLICE_X4Y66 |
INT INT_X3Y66 |
INT_INTF_R INT_INTF_R_X3Y66 |
CLEM CLEM_X4Y66 SLICEM SLICE[0,0] SLICE_X5Y66 |
INT INT_X4Y66 |
CLEL_R CLEL_R_X4Y66 SLICEL SLICE[0,0] SLICE_X6Y66 |
CLEL_L CLEL_L_X5Y66 SLICEL SLICE[0,0] SLICE_X7Y66 |
INT INT_X5Y66 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y66 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y66 |
INT INT_X6Y66 |
CLEL_R CLEL_R_X6Y66 SLICEL SLICE[0,0] SLICE_X8Y66 |
CLEL_L CLEL_L_X7Y66 SLICEL SLICE[0,0] SLICE_X9Y66 |
INT INT_X7Y66 |
CLEL_R CLEL_R_X7Y66 SLICEL SLICE[0,0] SLICE_X10Y66 |
INT_INTF_L INT_INTF_L_X8Y66 |
INT INT_X8Y66 |
CLEL_R CLEL_R_X8Y66 SLICEL SLICE[0,0] SLICE_X11Y66 |
CLEM_R CLEM_R_X9Y66 SLICEM SLICE[0,0] SLICE_X12Y66 |
INT INT_X9Y66 |
CLEL_R CLEL_R_X9Y66 SLICEL SLICE[0,0] SLICE_X13Y66 |
CLEL_L CLEL_L_X10Y66 SLICEL SLICE[0,0] SLICE_X14Y66 |
INT INT_X10Y66 |
CLEL_R CLEL_R_X10Y66 SLICEL SLICE[0,0] SLICE_X15Y66 |
CLEL_L CLEL_L_X11Y66 SLICEL SLICE[0,0] SLICE_X16Y66 |
INT INT_X11Y66 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y66 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y65 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y65 |
INT INT_X0Y65 |
CLEL_R CLEL_R_X0Y65 SLICEL SLICE[0,0] SLICE_X0Y65 |
CLEM CLEM_X1Y65 SLICEM SLICE[0,0] SLICE_X1Y65 |
INT INT_X1Y65 |
CLEL_R CLEL_R_X1Y65 SLICEL SLICE[0,0] SLICE_X2Y65 |
INT_INTF_L INT_INTF_L_X2Y65 |
INT INT_X2Y65 |
CLEL_R CLEL_R_X2Y65 SLICEL SLICE[0,0] SLICE_X3Y65 |
CLEM CLEM_X3Y65 SLICEM SLICE[0,0] SLICE_X4Y65 |
INT INT_X3Y65 |
INT_INTF_R INT_INTF_R_X3Y65 |
CLEM CLEM_X4Y65 SLICEM SLICE[0,0] SLICE_X5Y65 |
INT INT_X4Y65 |
CLEL_R CLEL_R_X4Y65 SLICEL SLICE[0,0] SLICE_X6Y65 |
CLEL_L CLEL_L_X5Y65 SLICEL SLICE[0,0] SLICE_X7Y65 |
INT INT_X5Y65 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y65 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y65 |
INT INT_X6Y65 |
CLEL_R CLEL_R_X6Y65 SLICEL SLICE[0,0] SLICE_X8Y65 |
CLEL_L CLEL_L_X7Y65 SLICEL SLICE[0,0] SLICE_X9Y65 |
INT INT_X7Y65 |
CLEL_R CLEL_R_X7Y65 SLICEL SLICE[0,0] SLICE_X10Y65 |
INT_INTF_L INT_INTF_L_X8Y65 |
INT INT_X8Y65 |
CLEL_R CLEL_R_X8Y65 SLICEL SLICE[0,0] SLICE_X11Y65 |
CLEM_R CLEM_R_X9Y65 SLICEM SLICE[0,0] SLICE_X12Y65 |
INT INT_X9Y65 |
CLEL_R CLEL_R_X9Y65 SLICEL SLICE[0,0] SLICE_X13Y65 |
CLEL_L CLEL_L_X10Y65 SLICEL SLICE[0,0] SLICE_X14Y65 |
INT INT_X10Y65 |
CLEL_R CLEL_R_X10Y65 SLICEL SLICE[0,0] SLICE_X15Y65 |
CLEL_L CLEL_L_X11Y65 SLICEL SLICE[0,0] SLICE_X16Y65 |
INT INT_X11Y65 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y65 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y64 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y64 |
INT INT_X0Y64 |
CLEL_R CLEL_R_X0Y64 SLICEL SLICE[0,0] SLICE_X0Y64 |
CLEM CLEM_X1Y64 SLICEM SLICE[0,0] SLICE_X1Y64 |
INT INT_X1Y64 |
CLEL_R CLEL_R_X1Y64 SLICEL SLICE[0,0] SLICE_X2Y64 |
BRAM BRAM_X2Y60 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y24 RAMB181 RAMB18[0,1] RAMB18_X0Y25 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y12 |
INT_INTF_L INT_INTF_L_X2Y64 |
INT INT_X2Y64 |
CLEL_R CLEL_R_X2Y64 SLICEL SLICE[0,0] SLICE_X3Y64 |
CLEM CLEM_X3Y64 SLICEM SLICE[0,0] SLICE_X4Y64 |
INT INT_X3Y64 |
INT_INTF_R INT_INTF_R_X3Y64 |
DSP DSP_X3Y60 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y24 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y25 |
CLEM CLEM_X4Y64 SLICEM SLICE[0,0] SLICE_X5Y64 |
INT INT_X4Y64 |
CLEL_R CLEL_R_X4Y64 SLICEL SLICE[0,0] SLICE_X6Y64 |
CLEL_L CLEL_L_X5Y64 SLICEL SLICE[0,0] SLICE_X7Y64 |
INT INT_X5Y64 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y64 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y64 |
INT INT_X6Y64 |
CLEL_R CLEL_R_X6Y64 SLICEL SLICE[0,0] SLICE_X8Y64 |
CLEL_L CLEL_L_X7Y64 SLICEL SLICE[0,0] SLICE_X9Y64 |
INT INT_X7Y64 |
CLEL_R CLEL_R_X7Y64 SLICEL SLICE[0,0] SLICE_X10Y64 |
BRAM BRAM_X8Y60 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y24 RAMB181 RAMB18[0,1] RAMB18_X1Y25 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y12 |
INT_INTF_L INT_INTF_L_X8Y64 |
INT INT_X8Y64 |
CLEL_R CLEL_R_X8Y64 SLICEL SLICE[0,0] SLICE_X11Y64 |
CLEM_R CLEM_R_X9Y64 SLICEM SLICE[0,0] SLICE_X12Y64 |
INT INT_X9Y64 |
CLEL_R CLEL_R_X9Y64 SLICEL SLICE[0,0] SLICE_X13Y64 |
CLEL_L CLEL_L_X10Y64 SLICEL SLICE[0,0] SLICE_X14Y64 |
INT INT_X10Y64 |
CLEL_R CLEL_R_X10Y64 SLICEL SLICE[0,0] SLICE_X15Y64 |
CLEL_L CLEL_L_X11Y64 SLICEL SLICE[0,0] SLICE_X16Y64 |
INT INT_X11Y64 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y64 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y63 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y63 |
INT INT_X0Y63 |
CLEL_R CLEL_R_X0Y63 SLICEL SLICE[0,0] SLICE_X0Y63 |
CLEM CLEM_X1Y63 SLICEM SLICE[0,0] SLICE_X1Y63 |
INT INT_X1Y63 |
CLEL_R CLEL_R_X1Y63 SLICEL SLICE[0,0] SLICE_X2Y63 |
INT_INTF_L INT_INTF_L_X2Y63 |
INT INT_X2Y63 |
CLEL_R CLEL_R_X2Y63 SLICEL SLICE[0,0] SLICE_X3Y63 |
CLEM CLEM_X3Y63 SLICEM SLICE[0,0] SLICE_X4Y63 |
INT INT_X3Y63 |
INT_INTF_R INT_INTF_R_X3Y63 |
CLEM CLEM_X4Y63 SLICEM SLICE[0,0] SLICE_X5Y63 |
INT INT_X4Y63 |
CLEL_R CLEL_R_X4Y63 SLICEL SLICE[0,0] SLICE_X6Y63 |
CLEL_L CLEL_L_X5Y63 SLICEL SLICE[0,0] SLICE_X7Y63 |
INT INT_X5Y63 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y63 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y63 |
INT INT_X6Y63 |
CLEL_R CLEL_R_X6Y63 SLICEL SLICE[0,0] SLICE_X8Y63 |
CLEL_L CLEL_L_X7Y63 SLICEL SLICE[0,0] SLICE_X9Y63 |
INT INT_X7Y63 |
CLEL_R CLEL_R_X7Y63 SLICEL SLICE[0,0] SLICE_X10Y63 |
INT_INTF_L INT_INTF_L_X8Y63 |
INT INT_X8Y63 |
CLEL_R CLEL_R_X8Y63 SLICEL SLICE[0,0] SLICE_X11Y63 |
CLEM_R CLEM_R_X9Y63 SLICEM SLICE[0,0] SLICE_X12Y63 |
INT INT_X9Y63 |
CLEL_R CLEL_R_X9Y63 SLICEL SLICE[0,0] SLICE_X13Y63 |
CLEL_L CLEL_L_X10Y63 SLICEL SLICE[0,0] SLICE_X14Y63 |
INT INT_X10Y63 |
CLEL_R CLEL_R_X10Y63 SLICEL SLICE[0,0] SLICE_X15Y63 |
CLEL_L CLEL_L_X11Y63 SLICEL SLICE[0,0] SLICE_X16Y63 |
INT INT_X11Y63 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y63 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y62 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y62 |
INT INT_X0Y62 |
CLEL_R CLEL_R_X0Y62 SLICEL SLICE[0,0] SLICE_X0Y62 |
CLEM CLEM_X1Y62 SLICEM SLICE[0,0] SLICE_X1Y62 |
INT INT_X1Y62 |
CLEL_R CLEL_R_X1Y62 SLICEL SLICE[0,0] SLICE_X2Y62 |
INT_INTF_L INT_INTF_L_X2Y62 |
INT INT_X2Y62 |
CLEL_R CLEL_R_X2Y62 SLICEL SLICE[0,0] SLICE_X3Y62 |
CLEM CLEM_X3Y62 SLICEM SLICE[0,0] SLICE_X4Y62 |
INT INT_X3Y62 |
INT_INTF_R INT_INTF_R_X3Y62 |
CLEM CLEM_X4Y62 SLICEM SLICE[0,0] SLICE_X5Y62 |
INT INT_X4Y62 |
CLEL_R CLEL_R_X4Y62 SLICEL SLICE[0,0] SLICE_X6Y62 |
CLEL_L CLEL_L_X5Y62 SLICEL SLICE[0,0] SLICE_X7Y62 |
INT INT_X5Y62 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y62 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y62 |
INT INT_X6Y62 |
CLEL_R CLEL_R_X6Y62 SLICEL SLICE[0,0] SLICE_X8Y62 |
CLEL_L CLEL_L_X7Y62 SLICEL SLICE[0,0] SLICE_X9Y62 |
INT INT_X7Y62 |
CLEL_R CLEL_R_X7Y62 SLICEL SLICE[0,0] SLICE_X10Y62 |
INT_INTF_L INT_INTF_L_X8Y62 |
INT INT_X8Y62 |
CLEL_R CLEL_R_X8Y62 SLICEL SLICE[0,0] SLICE_X11Y62 |
CLEM_R CLEM_R_X9Y62 SLICEM SLICE[0,0] SLICE_X12Y62 |
INT INT_X9Y62 |
CLEL_R CLEL_R_X9Y62 SLICEL SLICE[0,0] SLICE_X13Y62 |
CLEL_L CLEL_L_X10Y62 SLICEL SLICE[0,0] SLICE_X14Y62 |
INT INT_X10Y62 |
CLEL_R CLEL_R_X10Y62 SLICEL SLICE[0,0] SLICE_X15Y62 |
CLEL_L CLEL_L_X11Y62 SLICEL SLICE[0,0] SLICE_X16Y62 |
INT INT_X11Y62 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y62 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y61 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y61 |
INT INT_X0Y61 |
CLEL_R CLEL_R_X0Y61 SLICEL SLICE[0,0] SLICE_X0Y61 |
CLEM CLEM_X1Y61 SLICEM SLICE[0,0] SLICE_X1Y61 |
INT INT_X1Y61 |
CLEL_R CLEL_R_X1Y61 SLICEL SLICE[0,0] SLICE_X2Y61 |
INT_INTF_L INT_INTF_L_X2Y61 |
INT INT_X2Y61 |
CLEL_R CLEL_R_X2Y61 SLICEL SLICE[0,0] SLICE_X3Y61 |
CLEM CLEM_X3Y61 SLICEM SLICE[0,0] SLICE_X4Y61 |
INT INT_X3Y61 |
INT_INTF_R INT_INTF_R_X3Y61 |
CLEM CLEM_X4Y61 SLICEM SLICE[0,0] SLICE_X5Y61 |
INT INT_X4Y61 |
CLEL_R CLEL_R_X4Y61 SLICEL SLICE[0,0] SLICE_X6Y61 |
CLEL_L CLEL_L_X5Y61 SLICEL SLICE[0,0] SLICE_X7Y61 |
INT INT_X5Y61 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y61 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y61 |
INT INT_X6Y61 |
CLEL_R CLEL_R_X6Y61 SLICEL SLICE[0,0] SLICE_X8Y61 |
CLEL_L CLEL_L_X7Y61 SLICEL SLICE[0,0] SLICE_X9Y61 |
INT INT_X7Y61 |
CLEL_R CLEL_R_X7Y61 SLICEL SLICE[0,0] SLICE_X10Y61 |
INT_INTF_L INT_INTF_L_X8Y61 |
INT INT_X8Y61 |
CLEL_R CLEL_R_X8Y61 SLICEL SLICE[0,0] SLICE_X11Y61 |
CLEM_R CLEM_R_X9Y61 SLICEM SLICE[0,0] SLICE_X12Y61 |
INT INT_X9Y61 |
CLEL_R CLEL_R_X9Y61 SLICEL SLICE[0,0] SLICE_X13Y61 |
CLEL_L CLEL_L_X10Y61 SLICEL SLICE[0,0] SLICE_X14Y61 |
INT INT_X10Y61 |
CLEL_R CLEL_R_X10Y61 SLICEL SLICE[0,0] SLICE_X15Y61 |
CLEL_L CLEL_L_X11Y61 SLICEL SLICE[0,0] SLICE_X16Y61 |
INT INT_X11Y61 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y61 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_IBRK_FSR2IO INT_IBRK_FSR2IO_X0Y60 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y60 |
INT INT_X0Y60 |
CLEL_R CLEL_R_X0Y60 SLICEL SLICE[0,0] SLICE_X0Y60 |
CLEM CLEM_X1Y60 SLICEM SLICE[0,0] SLICE_X1Y60 |
INT INT_X1Y60 |
CLEL_R CLEL_R_X1Y60 SLICEL SLICE[0,0] SLICE_X2Y60 |
INT_INTF_L INT_INTF_L_X2Y60 |
INT INT_X2Y60 |
CLEL_R CLEL_R_X2Y60 SLICEL SLICE[0,0] SLICE_X3Y60 |
CLEM CLEM_X3Y60 SLICEM SLICE[0,0] SLICE_X4Y60 |
INT INT_X3Y60 |
INT_INTF_R INT_INTF_R_X3Y60 |
CLEM CLEM_X4Y60 SLICEM SLICE[0,0] SLICE_X5Y60 |
INT INT_X4Y60 |
CLEL_R CLEL_R_X4Y60 SLICEL SLICE[0,0] SLICE_X6Y60 |
CLEL_L CLEL_L_X5Y60 SLICEL SLICE[0,0] SLICE_X7Y60 |
INT INT_X5Y60 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y60 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y60 |
INT INT_X6Y60 |
CLEL_R CLEL_R_X6Y60 SLICEL SLICE[0,0] SLICE_X8Y60 |
CLEL_L CLEL_L_X7Y60 SLICEL SLICE[0,0] SLICE_X9Y60 |
INT INT_X7Y60 |
CLEL_R CLEL_R_X7Y60 SLICEL SLICE[0,0] SLICE_X10Y60 |
INT_INTF_L INT_INTF_L_X8Y60 |
INT INT_X8Y60 |
CLEL_R CLEL_R_X8Y60 SLICEL SLICE[0,0] SLICE_X11Y60 |
CLEM_R CLEM_R_X9Y60 SLICEM SLICE[0,0] SLICE_X12Y60 |
INT INT_X9Y60 |
CLEL_R CLEL_R_X9Y60 SLICEL SLICE[0,0] SLICE_X13Y60 |
CLEL_L CLEL_L_X10Y60 SLICEL SLICE[0,0] SLICE_X14Y60 |
INT INT_X10Y60 |
CLEL_R CLEL_R_X10Y60 SLICEL SLICE[0,0] SLICE_X15Y60 |
CLEL_L CLEL_L_X11Y60 SLICEL SLICE[0,0] SLICE_X16Y60 |
INT INT_X11Y60 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y60 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HPIO_HDIOL_LEFT_RBRK_FT HPIO_HDIOL_LEFT_RBRK_FT_X0Y59 |
XIPHY_XIPHY_TERM_LEFT_RBRK_FT XIPHY_XIPHY_TERM_LEFT_RBRK_FT_X0Y59 |
CMT_L_RBRK CMT_L_RBRK_X0Y59 |
INT_INTF_LEFT_TERM_IO_RBRK_FT INT_INTF_LEFT_TERM_IO_RBRK_FT_X0Y59 |
INT_RBRK INT_RBRK_X0Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X0Y59 |
CFRM_CBRK_L_RBRK CFRM_CBRK_L_RBRK_X0Y59 |
CFG_M12BUF_RBRK_L CFG_M12BUF_RBRK_L_X1Y59 |
CLEM_RBRK CLEM_RBRK_X1Y59 |
INT_RBRK INT_RBRK_X1Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X1Y59 |
BRAM_RBRK BRAM_RBRK_X2Y59 |
INT_INTF_L_RBRK INT_INTF_L_RBRK_X2Y59 |
INT_RBRK INT_RBRK_X2Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X2Y59 |
CFRM_CBRK_L_RBRK CFRM_CBRK_L_RBRK_X2Y59 |
CFG_M12BUF_RBRK_L CFG_M12BUF_RBRK_L_X3Y59 |
CLEM_RBRK CLEM_RBRK_X3Y59 |
INT_RBRK INT_RBRK_X3Y59 |
INT_INTF_R_RBRK INT_INTF_R_RBRK_X3Y59 |
DSP_RBRK DSP_RBRK_X3Y59 |
CLEM_RBRK CLEM_RBRK_X4Y59 |
INT_RBRK INT_RBRK_X4Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X4Y59 |
CLEL_L_RBRK CLEL_L_RBRK_X5Y59 |
INT_RBRK INT_RBRK_X5Y59 |
INT_INTF_R_PCIE4_RBRK INT_INTF_R_PCIE4_RBRK_X5Y59 |
CFRM_CBRK_L_RBRK CFRM_CBRK_L_RBRK_X5Y59 |
CFG_M12BUF_RBRK_L CFG_M12BUF_RBRK_L_X5Y59 |
CFGIOLC_CONFIG_SEC_RBRK_FT CFGIOLC_CONFIG_SEC_RBRK_FT_X5Y59 |
CFRM_T_RBRK CFRM_T_RBRK_X6Y59 |
INT_INTF_L_PCIE4_RBRK INT_INTF_L_PCIE4_RBRK_X6Y59 |
INT_RBRK INT_RBRK_X6Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X6Y59 |
CLEL_L_RBRK CLEL_L_RBRK_X7Y59 |
INT_RBRK INT_RBRK_X7Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X7Y59 |
BRAM_RBRK BRAM_RBRK_X8Y59 |
INT_INTF_L_RBRK INT_INTF_L_RBRK_X8Y59 |
INT_RBRK INT_RBRK_X8Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X8Y59 |
CFG_M12BUF_RBRK_R CFG_M12BUF_RBRK_R_X8Y59 |
CFRM_CBRK_R_RBRK CFRM_CBRK_R_RBRK_X9Y59 |
CLEM_RBRK CLEM_RBRK_X9Y59 |
INT_RBRK INT_RBRK_X9Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X9Y59 |
CLEL_L_RBRK CLEL_L_RBRK_X10Y59 |
INT_RBRK INT_RBRK_X10Y59 |
CLE_L_R_RBRK CLE_L_R_RBRK_X10Y59 |
CLEL_L_RBRK CLEL_L_RBRK_X11Y59 |
INT_RBRK INT_RBRK_X11Y59 |
INT_INTF_RIGHT_TERM_HDIO_RBRK_FT INT_INTF_RIGHT_TERM_HDIO_RBRK_FT_X11Y59 |
CFG_M12BUF_RBRK_R CFG_M12BUF_RBRK_R_X11Y59 |
CFRM_CBRK_R_RBRK CFRM_CBRK_R_RBRK_X11Y59 |
HDIOLC_HDIOL_RIGHT_TERM_RBRK_FT HDIOLC_HDIOL_RIGHT_TERM_RBRK_FT_X11Y59 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HPIO_HDIOL_FILL_FT HPIO_HDIOL_FILL_FT_X0Y0 |
HDIOLC_HDIOL_TOP_LEFT_FT HDIOLC_HDIOL_TOP_LEFT_FT_X0Y30 HDIOB_M IOB[0,0] IOB_X0Y42 HDIOB_S IOB[0,1] IOB_X0Y43 HDIOB_M IOB[0,2] IOB_X0Y44 HDIOB_S IOB[0,3] IOB_X0Y45 HDIOB_M IOB[0,4] IOB_X0Y46 HDIOB_S IOB[0,5] IOB_X0Y47 HDIOB_M IOB[0,6] IOB_X0Y48 HDIOB_S IOB[0,7] IOB_X0Y49 HDIOB_M IOB[0,8] IOB_X0Y50 HDIOB_S IOB[0,9] IOB_X0Y51 HDIOB_M IOB[0,10] IOB_X0Y52 HDIOB_S IOB[0,11] IOB_X0Y53 HDIOB_M IOB[0,12] IOB_X0Y54 HDIOB_S IOB[0,13] IOB_X0Y55 HDIOB_M IOB[0,14] IOB_X0Y56 HDIOB_S IOB[0,15] IOB_X0Y57 HDIOB_M IOB[0,16] IOB_X0Y58 HDIOB_S IOB[0,17] IOB_X0Y59 HDIOB_M IOB[0,18] IOB_X0Y60 HDIOB_S IOB[0,19] IOB_X0Y61 HDIOB_M IOB[0,20] IOB_X0Y62 HDIOB_S IOB[0,21] IOB_X0Y63 HDIOB_M IOB[0,22] IOB_X0Y64 HDIOB_S IOB[0,23] IOB_X0Y65 HDIOB_M IOB[0,24] IOB_X0Y66 HDIOB_S IOB[0,25] IOB_X0Y67 HDIOB_M IOB[0,26] IOB_X0Y68 HDIOB_S IOB[0,27] IOB_X0Y69 HDIOB_M IOB[0,28] IOB_X0Y70 HDIOB_S IOB[0,29] IOB_X0Y71 HDIOB_M IOB[0,30] IOB_X0Y72 HDIOB_S IOB[0,31] IOB_X0Y73 HDIOB_M IOB[0,32] IOB_X0Y74 HDIOB_S IOB[0,33] IOB_X0Y75 HDIOB_M IOB[0,34] IOB_X0Y76 HDIOB_S IOB[0,35] IOB_X0Y77 HDIOB_M IOB[0,36] IOB_X0Y78 HDIOB_S IOB[0,37] IOB_X0Y79 HDIOB_M IOB[0,38] IOB_X0Y80 HDIOB_S IOB[0,39] IOB_X0Y81 HDIOB_M IOB[0,40] IOB_X0Y82 HDIOB_S IOB[0,41] IOB_X0Y83 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X0Y21 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X0Y22 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X0Y23 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X0Y24 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X0Y25 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X0Y26 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X0Y27 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X0Y28 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X0Y29 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X0Y30 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X0Y31 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X0Y32 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X0Y33 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X0Y34 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X0Y35 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X0Y36 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X0Y37 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X0Y38 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X0Y39 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X0Y40 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X0Y41 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X0Y21 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X0Y22 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X0Y23 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X0Y24 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X0Y25 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X0Y26 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X0Y27 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X0Y28 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X0Y29 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X0Y30 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X0Y31 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X0Y32 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X0Y33 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X0Y34 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X0Y35 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X0Y36 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X0Y37 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X0Y38 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X0Y39 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X0Y40 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X0Y41 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X0Y21 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X0Y22 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X0Y23 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X0Y24 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X0Y25 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X0Y26 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X0Y27 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X0Y28 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X0Y29 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X0Y30 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X0Y31 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X0Y32 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X0Y33 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X0Y34 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X0Y35 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X0Y36 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X0Y37 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X0Y38 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X0Y39 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X0Y40 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X0Y41 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X0Y2 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X0Y3 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X0Y1 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X0Y3 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X0Y4 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X0Y5 |
CFRM_CBRK_HDIOL_L_FT CFRM_CBRK_HDIOL_L_FT_X0Y30 |
CFG_M12BUF_HDIOL_L_FT CFG_M12BUF_HDIOL_L_FT_X0Y30 |
XIPHY_XIPHY_TERM_LEFT_FT XIPHY_XIPHY_TERM_LEFT_FT_X0Y45 |
CMT_CMT_LEFT_DL3_FT CMT_CMT_LEFT_DL3_FT_X0Y0 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X13Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X0Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,1] GCLK_TEST_BUFE3_X0Y1 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,2] GCLK_TEST_BUFE3_X0Y2 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,3] GCLK_TEST_BUFE3_X0Y3 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,4] GCLK_TEST_BUFE3_X0Y4 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,5] GCLK_TEST_BUFE3_X0Y5 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,6] GCLK_TEST_BUFE3_X0Y6 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,7] GCLK_TEST_BUFE3_X0Y7 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,8] GCLK_TEST_BUFE3_X0Y8 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,9] GCLK_TEST_BUFE3_X0Y9 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,10] GCLK_TEST_BUFE3_X0Y10 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,11] GCLK_TEST_BUFE3_X0Y11 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,12] GCLK_TEST_BUFE3_X0Y12 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,13] GCLK_TEST_BUFE3_X0Y13 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,14] GCLK_TEST_BUFE3_X0Y14 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,15] GCLK_TEST_BUFE3_X0Y15 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,16] GCLK_TEST_BUFE3_X0Y16 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,17] GCLK_TEST_BUFE3_X0Y17 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,19] GCLK_TEST_BUFE3_X0Y19 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,20] GCLK_TEST_BUFE3_X0Y20 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,21] GCLK_TEST_BUFE3_X0Y21 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,22] GCLK_TEST_BUFE3_X0Y22 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,23] GCLK_TEST_BUFE3_X0Y23 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,24] GCLK_TEST_BUFE3_X0Y24 MMCM MMCM[0,0] MMCM_X0Y0 BUFGCE BUFGCE[0,0] BUFGCE_X0Y0 BUFGCE BUFGCE[0,1] BUFGCE_X0Y1 BUFGCE BUFGCE[0,2] BUFGCE_X0Y2 BUFGCE BUFGCE[0,3] BUFGCE_X0Y3 BUFGCE BUFGCE[0,4] BUFGCE_X0Y4 BUFGCE BUFGCE[0,5] BUFGCE_X0Y5 BUFGCE BUFGCE[0,6] BUFGCE_X0Y6 BUFGCE BUFGCE[0,7] BUFGCE_X0Y7 BUFGCE BUFGCE[0,8] BUFGCE_X0Y8 BUFGCE BUFGCE[0,9] BUFGCE_X0Y9 BUFGCE BUFGCE[0,10] BUFGCE_X0Y10 BUFGCE BUFGCE[0,11] BUFGCE_X0Y11 BUFGCE BUFGCE[0,12] BUFGCE_X0Y12 BUFGCE BUFGCE[0,13] BUFGCE_X0Y13 BUFGCE BUFGCE[0,14] BUFGCE_X0Y14 BUFGCE BUFGCE[0,15] BUFGCE_X0Y15 BUFGCE BUFGCE[0,16] BUFGCE_X0Y16 BUFGCE BUFGCE[0,17] BUFGCE_X0Y17 BUFGCE BUFGCE[0,18] BUFGCE_X0Y18 BUFGCE BUFGCE[0,19] BUFGCE_X0Y19 BUFGCE BUFGCE[0,20] BUFGCE_X0Y20 BUFGCE BUFGCE[0,21] BUFGCE_X0Y21 BUFGCE BUFGCE[0,22] BUFGCE_X0Y22 BUFGCE BUFGCE[0,23] BUFGCE_X0Y23 BUFCE_ROW BUFCE_ROW[0,0] BUFCE_ROW_X0Y0 BUFCE_ROW BUFCE_ROW[0,1] BUFCE_ROW_X0Y1 BUFCE_ROW BUFCE_ROW[0,2] BUFCE_ROW_X0Y2 BUFCE_ROW BUFCE_ROW[0,3] BUFCE_ROW_X0Y3 BUFCE_ROW BUFCE_ROW[0,4] BUFCE_ROW_X0Y4 BUFCE_ROW BUFCE_ROW[0,5] BUFCE_ROW_X0Y5 BUFCE_ROW BUFCE_ROW[0,6] BUFCE_ROW_X0Y6 BUFCE_ROW BUFCE_ROW[0,7] BUFCE_ROW_X0Y7 BUFCE_ROW BUFCE_ROW[0,8] BUFCE_ROW_X0Y8 BUFCE_ROW BUFCE_ROW[0,9] BUFCE_ROW_X0Y9 BUFCE_ROW BUFCE_ROW[0,10] BUFCE_ROW_X0Y10 BUFCE_ROW BUFCE_ROW[0,11] BUFCE_ROW_X0Y11 BUFCE_ROW BUFCE_ROW[0,12] BUFCE_ROW_X0Y12 BUFCE_ROW BUFCE_ROW[0,13] BUFCE_ROW_X0Y13 BUFCE_ROW BUFCE_ROW[0,14] BUFCE_ROW_X0Y14 BUFCE_ROW BUFCE_ROW[0,15] BUFCE_ROW_X0Y15 BUFCE_ROW BUFCE_ROW[0,16] BUFCE_ROW_X0Y16 BUFCE_ROW BUFCE_ROW[0,17] BUFCE_ROW_X0Y17 BUFCE_ROW BUFCE_ROW[0,18] BUFCE_ROW_X0Y18 BUFCE_ROW BUFCE_ROW[0,19] BUFCE_ROW_X0Y19 BUFCE_ROW BUFCE_ROW[0,20] BUFCE_ROW_X0Y20 BUFCE_ROW BUFCE_ROW[0,21] BUFCE_ROW_X0Y21 BUFCE_ROW BUFCE_ROW[0,22] BUFCE_ROW_X0Y22 BUFCE_ROW BUFCE_ROW[0,23] BUFCE_ROW_X0Y23 BUFGCTRL BUFGCTRL[0,0] BUFGCTRL_X0Y0 BUFGCTRL BUFGCTRL[0,1] BUFGCTRL_X0Y1 BUFGCTRL BUFGCTRL[0,2] BUFGCTRL_X0Y2 BUFGCTRL BUFGCTRL[0,3] BUFGCTRL_X0Y3 BUFGCTRL BUFGCTRL[0,4] BUFGCTRL_X0Y4 BUFGCTRL BUFGCTRL[0,5] BUFGCTRL_X0Y5 BUFGCTRL BUFGCTRL[0,6] BUFGCTRL_X0Y6 BUFGCTRL BUFGCTRL[0,7] BUFGCTRL_X0Y7 BUFGCE_DIV BUFGCE_DIV[0,0] BUFGCE_DIV_X0Y0 BUFGCE_DIV BUFGCE_DIV[0,1] BUFGCE_DIV_X0Y1 BUFGCE_DIV BUFGCE_DIV[0,2] BUFGCE_DIV_X0Y2 BUFGCE_DIV BUFGCE_DIV[0,3] BUFGCE_DIV_X0Y3 PLL PLL[0,0] PLL_X0Y0 PLL PLL[0,1] PLL_X0Y1 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y59 |
INT INT_X0Y59 |
CLEL_R CLEL_R_X0Y59 SLICEL SLICE[0,0] SLICE_X0Y59 |
CFRM_CBRK_L CFRM_CBRK_L_X0Y30 |
CFG_M12BUF_CFG_LASSEN_TERM_TOP_L_FT CFG_M12BUF_CFG_LASSEN_TERM_TOP_L_FT_X1Y30 |
CLEM CLEM_X1Y59 SLICEM SLICE[0,0] SLICE_X1Y59 |
INT INT_X1Y59 |
CLEL_R CLEL_R_X1Y59 SLICEL SLICE[0,0] SLICE_X2Y59 |
BRAM BRAM_X2Y55 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y22 RAMB181 RAMB18[0,1] RAMB18_X0Y23 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y11 |
INT_INTF_L INT_INTF_L_X2Y59 |
INT INT_X2Y59 |
CLEL_R CLEL_R_X2Y59 SLICEL SLICE[0,0] SLICE_X3Y59 |
CFRM_CBRK_L CFRM_CBRK_L_X2Y30 |
CFG_M12BUF_CFG_LASSEN_TERM_TOP_L_FT CFG_M12BUF_CFG_LASSEN_TERM_TOP_L_FT_X3Y30 |
CLEM CLEM_X3Y59 SLICEM SLICE[0,0] SLICE_X4Y59 |
INT INT_X3Y59 |
INT_INTF_R INT_INTF_R_X3Y59 |
DSP DSP_X3Y55 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y22 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y23 |
CLEM CLEM_X4Y59 SLICEM SLICE[0,0] SLICE_X5Y59 |
INT INT_X4Y59 |
CLEL_R CLEL_R_X4Y59 SLICEL SLICE[0,0] SLICE_X6Y59 |
CLEL_L CLEL_L_X5Y59 SLICEL SLICE[0,0] SLICE_X7Y59 |
INT INT_X5Y59 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y59 |
CFRM_CBRK_CTR_RIGHT_L_FT CFRM_CBRK_CTR_RIGHT_L_FT_X5Y30 |
CFG_M12BUF_CFG_LASSEN_IO_TOP_L_FT CFG_M12BUF_CFG_LASSEN_IO_TOP_L_FT_X5Y30 |
CSEC_CONFIG_FT CSEC_CONFIG_FT_X5Y0 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X14Y0 CSEC_SITE CSEC_SITE[0,0] CSEC_SITE_X0Y0 |
CFRM_CONFIG CFRM_CONFIG_X6Y0 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y59 |
INT INT_X6Y59 |
CLEL_R CLEL_R_X6Y59 SLICEL SLICE[0,0] SLICE_X8Y59 |
CLEL_L CLEL_L_X7Y59 SLICEL SLICE[0,0] SLICE_X9Y59 |
INT INT_X7Y59 |
CLEL_R CLEL_R_X7Y59 SLICEL SLICE[0,0] SLICE_X10Y59 |
BRAM BRAM_X8Y55 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y22 RAMB181 RAMB18[0,1] RAMB18_X1Y23 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y11 |
INT_INTF_L INT_INTF_L_X8Y59 |
INT INT_X8Y59 |
CLEL_R CLEL_R_X8Y59 SLICEL SLICE[0,0] SLICE_X11Y59 |
CFG_M12BUF_CFG_LASSEN_IO_TOP_R_FT CFG_M12BUF_CFG_LASSEN_IO_TOP_R_FT_X8Y30 |
CFRM_CBRK_R CFRM_CBRK_R_X9Y30 |
CLEM_R CLEM_R_X9Y59 SLICEM SLICE[0,0] SLICE_X12Y59 |
INT INT_X9Y59 |
CLEL_R CLEL_R_X9Y59 SLICEL SLICE[0,0] SLICE_X13Y59 |
CLEL_L CLEL_L_X10Y59 SLICEL SLICE[0,0] SLICE_X14Y59 |
INT INT_X10Y59 |
CLEL_R CLEL_R_X10Y59 SLICEL SLICE[0,0] SLICE_X15Y59 |
CLEL_L CLEL_L_X11Y59 SLICEL SLICE[0,0] SLICE_X16Y59 |
INT INT_X11Y59 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y59 |
CFG_M12BUF_CTR_RIGHT_TOP_R_FT CFG_M12BUF_CTR_RIGHT_TOP_R_FT_X11Y30 |
CFRM_CBRK_CTR_RIGHT_R_FT CFRM_CBRK_CTR_RIGHT_R_FT_X11Y30 |
HDIOLC_HDIOL_TOP_RIGHT_CFG_FT HDIOLC_HDIOL_TOP_RIGHT_CFG_FT_X11Y30 HDIOB_M IOB[0,0] IOB_X2Y42 HDIOB_S IOB[0,1] IOB_X2Y43 HDIOB_M IOB[0,2] IOB_X2Y44 HDIOB_S IOB[0,3] IOB_X2Y45 HDIOB_M IOB[0,4] IOB_X2Y46 HDIOB_S IOB[0,5] IOB_X2Y47 HDIOB_M IOB[0,6] IOB_X2Y48 HDIOB_S IOB[0,7] IOB_X2Y49 HDIOB_M IOB[0,8] IOB_X2Y50 HDIOB_S IOB[0,9] IOB_X2Y51 HDIOB_M IOB[0,10] IOB_X2Y52 HDIOB_S IOB[0,11] IOB_X2Y53 HDIOB_M IOB[0,12] IOB_X2Y54 HDIOB_S IOB[0,13] IOB_X2Y55 HDIOB_M IOB[0,14] IOB_X2Y56 HDIOB_S IOB[0,15] IOB_X2Y57 HDIOB_M IOB[0,16] IOB_X2Y58 HDIOB_S IOB[0,17] IOB_X2Y59 HDIOB_M IOB[0,18] IOB_X2Y60 HDIOB_S IOB[0,19] IOB_X2Y61 HDIOB_M IOB[0,20] IOB_X2Y62 HDIOB_S IOB[0,21] IOB_X2Y63 HDIOB_M IOB[0,22] IOB_X2Y64 HDIOB_S IOB[0,23] IOB_X2Y65 HDIOB_M IOB[0,24] IOB_X2Y66 HDIOB_S IOB[0,25] IOB_X2Y67 HDIOB_M IOB[0,26] IOB_X2Y68 HDIOB_S IOB[0,27] IOB_X2Y69 HDIOB_M IOB[0,28] IOB_X2Y70 HDIOB_S IOB[0,29] IOB_X2Y71 HDIOB_M IOB[0,30] IOB_X2Y72 HDIOB_S IOB[0,31] IOB_X2Y73 HDIOB_M IOB[0,32] IOB_X2Y74 HDIOB_S IOB[0,33] IOB_X2Y75 HDIOB_M IOB[0,34] IOB_X2Y76 HDIOB_S IOB[0,35] IOB_X2Y77 HDIOB_M IOB[0,36] IOB_X2Y78 HDIOB_S IOB[0,37] IOB_X2Y79 HDIOB_M IOB[0,38] IOB_X2Y80 HDIOB_S IOB[0,39] IOB_X2Y81 HDIOB_M IOB[0,40] IOB_X2Y82 HDIOB_S IOB[0,41] IOB_X2Y83 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X1Y21 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X1Y22 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X1Y23 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X1Y24 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X1Y25 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X1Y26 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X1Y27 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X1Y28 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X1Y29 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X1Y30 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X1Y31 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X1Y32 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X1Y33 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X1Y34 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X1Y35 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X1Y36 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X1Y37 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X1Y38 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X1Y39 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X1Y40 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X1Y41 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X1Y21 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X1Y22 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X1Y23 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X1Y24 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X1Y25 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X1Y26 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X1Y27 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X1Y28 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X1Y29 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X1Y30 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X1Y31 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X1Y32 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X1Y33 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X1Y34 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X1Y35 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X1Y36 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X1Y37 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X1Y38 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X1Y39 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X1Y40 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X1Y41 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X1Y21 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X1Y22 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X1Y23 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X1Y24 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X1Y25 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X1Y26 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X1Y27 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X1Y28 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X1Y29 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X1Y30 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X1Y31 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X1Y32 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X1Y33 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X1Y34 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X1Y35 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X1Y36 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X1Y37 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X1Y38 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X1Y39 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X1Y40 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X1Y41 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X1Y2 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X1Y3 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X1Y1 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X1Y3 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X1Y4 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X1Y5 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y58 |
INT INT_X0Y58 |
CLEL_R CLEL_R_X0Y58 SLICEL SLICE[0,0] SLICE_X0Y58 |
CLEM CLEM_X1Y58 SLICEM SLICE[0,0] SLICE_X1Y58 |
INT INT_X1Y58 |
CLEL_R CLEL_R_X1Y58 SLICEL SLICE[0,0] SLICE_X2Y58 |
INT_INTF_L INT_INTF_L_X2Y58 |
INT INT_X2Y58 |
CLEL_R CLEL_R_X2Y58 SLICEL SLICE[0,0] SLICE_X3Y58 |
CLEM CLEM_X3Y58 SLICEM SLICE[0,0] SLICE_X4Y58 |
INT INT_X3Y58 |
INT_INTF_R INT_INTF_R_X3Y58 |
CLEM CLEM_X4Y58 SLICEM SLICE[0,0] SLICE_X5Y58 |
INT INT_X4Y58 |
CLEL_R CLEL_R_X4Y58 SLICEL SLICE[0,0] SLICE_X6Y58 |
CLEL_L CLEL_L_X5Y58 SLICEL SLICE[0,0] SLICE_X7Y58 |
INT INT_X5Y58 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y58 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y58 |
INT INT_X6Y58 |
CLEL_R CLEL_R_X6Y58 SLICEL SLICE[0,0] SLICE_X8Y58 |
CLEL_L CLEL_L_X7Y58 SLICEL SLICE[0,0] SLICE_X9Y58 |
INT INT_X7Y58 |
CLEL_R CLEL_R_X7Y58 SLICEL SLICE[0,0] SLICE_X10Y58 |
INT_INTF_L INT_INTF_L_X8Y58 |
INT INT_X8Y58 |
CLEL_R CLEL_R_X8Y58 SLICEL SLICE[0,0] SLICE_X11Y58 |
CLEM_R CLEM_R_X9Y58 SLICEM SLICE[0,0] SLICE_X12Y58 |
INT INT_X9Y58 |
CLEL_R CLEL_R_X9Y58 SLICEL SLICE[0,0] SLICE_X13Y58 |
CLEL_L CLEL_L_X10Y58 SLICEL SLICE[0,0] SLICE_X14Y58 |
INT INT_X10Y58 |
CLEL_R CLEL_R_X10Y58 SLICEL SLICE[0,0] SLICE_X15Y58 |
CLEL_L CLEL_L_X11Y58 SLICEL SLICE[0,0] SLICE_X16Y58 |
INT INT_X11Y58 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y58 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y57 |
INT INT_X0Y57 |
CLEL_R CLEL_R_X0Y57 SLICEL SLICE[0,0] SLICE_X0Y57 |
CLEM CLEM_X1Y57 SLICEM SLICE[0,0] SLICE_X1Y57 |
INT INT_X1Y57 |
CLEL_R CLEL_R_X1Y57 SLICEL SLICE[0,0] SLICE_X2Y57 |
INT_INTF_L INT_INTF_L_X2Y57 |
INT INT_X2Y57 |
CLEL_R CLEL_R_X2Y57 SLICEL SLICE[0,0] SLICE_X3Y57 |
CLEM CLEM_X3Y57 SLICEM SLICE[0,0] SLICE_X4Y57 |
INT INT_X3Y57 |
INT_INTF_R INT_INTF_R_X3Y57 |
CLEM CLEM_X4Y57 SLICEM SLICE[0,0] SLICE_X5Y57 |
INT INT_X4Y57 |
CLEL_R CLEL_R_X4Y57 SLICEL SLICE[0,0] SLICE_X6Y57 |
CLEL_L CLEL_L_X5Y57 SLICEL SLICE[0,0] SLICE_X7Y57 |
INT INT_X5Y57 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y57 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y57 |
INT INT_X6Y57 |
CLEL_R CLEL_R_X6Y57 SLICEL SLICE[0,0] SLICE_X8Y57 |
CLEL_L CLEL_L_X7Y57 SLICEL SLICE[0,0] SLICE_X9Y57 |
INT INT_X7Y57 |
CLEL_R CLEL_R_X7Y57 SLICEL SLICE[0,0] SLICE_X10Y57 |
INT_INTF_L INT_INTF_L_X8Y57 |
INT INT_X8Y57 |
CLEL_R CLEL_R_X8Y57 SLICEL SLICE[0,0] SLICE_X11Y57 |
CLEM_R CLEM_R_X9Y57 SLICEM SLICE[0,0] SLICE_X12Y57 |
INT INT_X9Y57 |
CLEL_R CLEL_R_X9Y57 SLICEL SLICE[0,0] SLICE_X13Y57 |
CLEL_L CLEL_L_X10Y57 SLICEL SLICE[0,0] SLICE_X14Y57 |
INT INT_X10Y57 |
CLEL_R CLEL_R_X10Y57 SLICEL SLICE[0,0] SLICE_X15Y57 |
CLEL_L CLEL_L_X11Y57 SLICEL SLICE[0,0] SLICE_X16Y57 |
INT INT_X11Y57 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y57 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y56 |
INT INT_X0Y56 |
CLEL_R CLEL_R_X0Y56 SLICEL SLICE[0,0] SLICE_X0Y56 |
CLEM CLEM_X1Y56 SLICEM SLICE[0,0] SLICE_X1Y56 |
INT INT_X1Y56 |
CLEL_R CLEL_R_X1Y56 SLICEL SLICE[0,0] SLICE_X2Y56 |
INT_INTF_L INT_INTF_L_X2Y56 |
INT INT_X2Y56 |
CLEL_R CLEL_R_X2Y56 SLICEL SLICE[0,0] SLICE_X3Y56 |
CLEM CLEM_X3Y56 SLICEM SLICE[0,0] SLICE_X4Y56 |
INT INT_X3Y56 |
INT_INTF_R INT_INTF_R_X3Y56 |
CLEM CLEM_X4Y56 SLICEM SLICE[0,0] SLICE_X5Y56 |
INT INT_X4Y56 |
CLEL_R CLEL_R_X4Y56 SLICEL SLICE[0,0] SLICE_X6Y56 |
CLEL_L CLEL_L_X5Y56 SLICEL SLICE[0,0] SLICE_X7Y56 |
INT INT_X5Y56 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y56 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y56 |
INT INT_X6Y56 |
CLEL_R CLEL_R_X6Y56 SLICEL SLICE[0,0] SLICE_X8Y56 |
CLEL_L CLEL_L_X7Y56 SLICEL SLICE[0,0] SLICE_X9Y56 |
INT INT_X7Y56 |
CLEL_R CLEL_R_X7Y56 SLICEL SLICE[0,0] SLICE_X10Y56 |
INT_INTF_L INT_INTF_L_X8Y56 |
INT INT_X8Y56 |
CLEL_R CLEL_R_X8Y56 SLICEL SLICE[0,0] SLICE_X11Y56 |
CLEM_R CLEM_R_X9Y56 SLICEM SLICE[0,0] SLICE_X12Y56 |
INT INT_X9Y56 |
CLEL_R CLEL_R_X9Y56 SLICEL SLICE[0,0] SLICE_X13Y56 |
CLEL_L CLEL_L_X10Y56 SLICEL SLICE[0,0] SLICE_X14Y56 |
INT INT_X10Y56 |
CLEL_R CLEL_R_X10Y56 SLICEL SLICE[0,0] SLICE_X15Y56 |
CLEL_L CLEL_L_X11Y56 SLICEL SLICE[0,0] SLICE_X16Y56 |
INT INT_X11Y56 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y56 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y55 |
INT INT_X0Y55 |
CLEL_R CLEL_R_X0Y55 SLICEL SLICE[0,0] SLICE_X0Y55 |
CLEM CLEM_X1Y55 SLICEM SLICE[0,0] SLICE_X1Y55 |
INT INT_X1Y55 |
CLEL_R CLEL_R_X1Y55 SLICEL SLICE[0,0] SLICE_X2Y55 |
INT_INTF_L INT_INTF_L_X2Y55 |
INT INT_X2Y55 |
CLEL_R CLEL_R_X2Y55 SLICEL SLICE[0,0] SLICE_X3Y55 |
CLEM CLEM_X3Y55 SLICEM SLICE[0,0] SLICE_X4Y55 |
INT INT_X3Y55 |
INT_INTF_R INT_INTF_R_X3Y55 |
CLEM CLEM_X4Y55 SLICEM SLICE[0,0] SLICE_X5Y55 |
INT INT_X4Y55 |
CLEL_R CLEL_R_X4Y55 SLICEL SLICE[0,0] SLICE_X6Y55 |
CLEL_L CLEL_L_X5Y55 SLICEL SLICE[0,0] SLICE_X7Y55 |
INT INT_X5Y55 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y55 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y55 |
INT INT_X6Y55 |
CLEL_R CLEL_R_X6Y55 SLICEL SLICE[0,0] SLICE_X8Y55 |
CLEL_L CLEL_L_X7Y55 SLICEL SLICE[0,0] SLICE_X9Y55 |
INT INT_X7Y55 |
CLEL_R CLEL_R_X7Y55 SLICEL SLICE[0,0] SLICE_X10Y55 |
INT_INTF_L INT_INTF_L_X8Y55 |
INT INT_X8Y55 |
CLEL_R CLEL_R_X8Y55 SLICEL SLICE[0,0] SLICE_X11Y55 |
CLEM_R CLEM_R_X9Y55 SLICEM SLICE[0,0] SLICE_X12Y55 |
INT INT_X9Y55 |
CLEL_R CLEL_R_X9Y55 SLICEL SLICE[0,0] SLICE_X13Y55 |
CLEL_L CLEL_L_X10Y55 SLICEL SLICE[0,0] SLICE_X14Y55 |
INT INT_X10Y55 |
CLEL_R CLEL_R_X10Y55 SLICEL SLICE[0,0] SLICE_X15Y55 |
CLEL_L CLEL_L_X11Y55 SLICEL SLICE[0,0] SLICE_X16Y55 |
INT INT_X11Y55 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y55 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y54 |
INT INT_X0Y54 |
CLEL_R CLEL_R_X0Y54 SLICEL SLICE[0,0] SLICE_X0Y54 |
CLEM CLEM_X1Y54 SLICEM SLICE[0,0] SLICE_X1Y54 |
INT INT_X1Y54 |
CLEL_R CLEL_R_X1Y54 SLICEL SLICE[0,0] SLICE_X2Y54 |
BRAM BRAM_X2Y50 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y20 RAMB181 RAMB18[0,1] RAMB18_X0Y21 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y10 |
INT_INTF_L INT_INTF_L_X2Y54 |
INT INT_X2Y54 |
CLEL_R CLEL_R_X2Y54 SLICEL SLICE[0,0] SLICE_X3Y54 |
CLEM CLEM_X3Y54 SLICEM SLICE[0,0] SLICE_X4Y54 |
INT INT_X3Y54 |
INT_INTF_R INT_INTF_R_X3Y54 |
DSP DSP_X3Y50 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y20 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y21 |
CLEM CLEM_X4Y54 SLICEM SLICE[0,0] SLICE_X5Y54 |
INT INT_X4Y54 |
CLEL_R CLEL_R_X4Y54 SLICEL SLICE[0,0] SLICE_X6Y54 |
CLEL_L CLEL_L_X5Y54 SLICEL SLICE[0,0] SLICE_X7Y54 |
INT INT_X5Y54 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y54 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y54 |
INT INT_X6Y54 |
CLEL_R CLEL_R_X6Y54 SLICEL SLICE[0,0] SLICE_X8Y54 |
CLEL_L CLEL_L_X7Y54 SLICEL SLICE[0,0] SLICE_X9Y54 |
INT INT_X7Y54 |
CLEL_R CLEL_R_X7Y54 SLICEL SLICE[0,0] SLICE_X10Y54 |
BRAM BRAM_X8Y50 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y20 RAMB181 RAMB18[0,1] RAMB18_X1Y21 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y10 |
INT_INTF_L INT_INTF_L_X8Y54 |
INT INT_X8Y54 |
CLEL_R CLEL_R_X8Y54 SLICEL SLICE[0,0] SLICE_X11Y54 |
CLEM_R CLEM_R_X9Y54 SLICEM SLICE[0,0] SLICE_X12Y54 |
INT INT_X9Y54 |
CLEL_R CLEL_R_X9Y54 SLICEL SLICE[0,0] SLICE_X13Y54 |
CLEL_L CLEL_L_X10Y54 SLICEL SLICE[0,0] SLICE_X14Y54 |
INT INT_X10Y54 |
CLEL_R CLEL_R_X10Y54 SLICEL SLICE[0,0] SLICE_X15Y54 |
CLEL_L CLEL_L_X11Y54 SLICEL SLICE[0,0] SLICE_X16Y54 |
INT INT_X11Y54 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y54 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y53 |
INT INT_X0Y53 |
CLEL_R CLEL_R_X0Y53 SLICEL SLICE[0,0] SLICE_X0Y53 |
CLEM CLEM_X1Y53 SLICEM SLICE[0,0] SLICE_X1Y53 |
INT INT_X1Y53 |
CLEL_R CLEL_R_X1Y53 SLICEL SLICE[0,0] SLICE_X2Y53 |
INT_INTF_L INT_INTF_L_X2Y53 |
INT INT_X2Y53 |
CLEL_R CLEL_R_X2Y53 SLICEL SLICE[0,0] SLICE_X3Y53 |
CLEM CLEM_X3Y53 SLICEM SLICE[0,0] SLICE_X4Y53 |
INT INT_X3Y53 |
INT_INTF_R INT_INTF_R_X3Y53 |
CLEM CLEM_X4Y53 SLICEM SLICE[0,0] SLICE_X5Y53 |
INT INT_X4Y53 |
CLEL_R CLEL_R_X4Y53 SLICEL SLICE[0,0] SLICE_X6Y53 |
CLEL_L CLEL_L_X5Y53 SLICEL SLICE[0,0] SLICE_X7Y53 |
INT INT_X5Y53 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y53 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y53 |
INT INT_X6Y53 |
CLEL_R CLEL_R_X6Y53 SLICEL SLICE[0,0] SLICE_X8Y53 |
CLEL_L CLEL_L_X7Y53 SLICEL SLICE[0,0] SLICE_X9Y53 |
INT INT_X7Y53 |
CLEL_R CLEL_R_X7Y53 SLICEL SLICE[0,0] SLICE_X10Y53 |
INT_INTF_L INT_INTF_L_X8Y53 |
INT INT_X8Y53 |
CLEL_R CLEL_R_X8Y53 SLICEL SLICE[0,0] SLICE_X11Y53 |
CLEM_R CLEM_R_X9Y53 SLICEM SLICE[0,0] SLICE_X12Y53 |
INT INT_X9Y53 |
CLEL_R CLEL_R_X9Y53 SLICEL SLICE[0,0] SLICE_X13Y53 |
CLEL_L CLEL_L_X10Y53 SLICEL SLICE[0,0] SLICE_X14Y53 |
INT INT_X10Y53 |
CLEL_R CLEL_R_X10Y53 SLICEL SLICE[0,0] SLICE_X15Y53 |
CLEL_L CLEL_L_X11Y53 SLICEL SLICE[0,0] SLICE_X16Y53 |
INT INT_X11Y53 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y53 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y52 |
INT INT_X0Y52 |
CLEL_R CLEL_R_X0Y52 SLICEL SLICE[0,0] SLICE_X0Y52 |
CLEM CLEM_X1Y52 SLICEM SLICE[0,0] SLICE_X1Y52 |
INT INT_X1Y52 |
CLEL_R CLEL_R_X1Y52 SLICEL SLICE[0,0] SLICE_X2Y52 |
INT_INTF_L INT_INTF_L_X2Y52 |
INT INT_X2Y52 |
CLEL_R CLEL_R_X2Y52 SLICEL SLICE[0,0] SLICE_X3Y52 |
CLEM CLEM_X3Y52 SLICEM SLICE[0,0] SLICE_X4Y52 |
INT INT_X3Y52 |
INT_INTF_R INT_INTF_R_X3Y52 |
CLEM CLEM_X4Y52 SLICEM SLICE[0,0] SLICE_X5Y52 |
INT INT_X4Y52 |
CLEL_R CLEL_R_X4Y52 SLICEL SLICE[0,0] SLICE_X6Y52 |
CLEL_L CLEL_L_X5Y52 SLICEL SLICE[0,0] SLICE_X7Y52 |
INT INT_X5Y52 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y52 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y52 |
INT INT_X6Y52 |
CLEL_R CLEL_R_X6Y52 SLICEL SLICE[0,0] SLICE_X8Y52 |
CLEL_L CLEL_L_X7Y52 SLICEL SLICE[0,0] SLICE_X9Y52 |
INT INT_X7Y52 |
CLEL_R CLEL_R_X7Y52 SLICEL SLICE[0,0] SLICE_X10Y52 |
INT_INTF_L INT_INTF_L_X8Y52 |
INT INT_X8Y52 |
CLEL_R CLEL_R_X8Y52 SLICEL SLICE[0,0] SLICE_X11Y52 |
CLEM_R CLEM_R_X9Y52 SLICEM SLICE[0,0] SLICE_X12Y52 |
INT INT_X9Y52 |
CLEL_R CLEL_R_X9Y52 SLICEL SLICE[0,0] SLICE_X13Y52 |
CLEL_L CLEL_L_X10Y52 SLICEL SLICE[0,0] SLICE_X14Y52 |
INT INT_X10Y52 |
CLEL_R CLEL_R_X10Y52 SLICEL SLICE[0,0] SLICE_X15Y52 |
CLEL_L CLEL_L_X11Y52 SLICEL SLICE[0,0] SLICE_X16Y52 |
INT INT_X11Y52 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y52 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y51 |
INT INT_X0Y51 |
CLEL_R CLEL_R_X0Y51 SLICEL SLICE[0,0] SLICE_X0Y51 |
CLEM CLEM_X1Y51 SLICEM SLICE[0,0] SLICE_X1Y51 |
INT INT_X1Y51 |
CLEL_R CLEL_R_X1Y51 SLICEL SLICE[0,0] SLICE_X2Y51 |
INT_INTF_L INT_INTF_L_X2Y51 |
INT INT_X2Y51 |
CLEL_R CLEL_R_X2Y51 SLICEL SLICE[0,0] SLICE_X3Y51 |
CLEM CLEM_X3Y51 SLICEM SLICE[0,0] SLICE_X4Y51 |
INT INT_X3Y51 |
INT_INTF_R INT_INTF_R_X3Y51 |
CLEM CLEM_X4Y51 SLICEM SLICE[0,0] SLICE_X5Y51 |
INT INT_X4Y51 |
CLEL_R CLEL_R_X4Y51 SLICEL SLICE[0,0] SLICE_X6Y51 |
CLEL_L CLEL_L_X5Y51 SLICEL SLICE[0,0] SLICE_X7Y51 |
INT INT_X5Y51 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y51 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y51 |
INT INT_X6Y51 |
CLEL_R CLEL_R_X6Y51 SLICEL SLICE[0,0] SLICE_X8Y51 |
CLEL_L CLEL_L_X7Y51 SLICEL SLICE[0,0] SLICE_X9Y51 |
INT INT_X7Y51 |
CLEL_R CLEL_R_X7Y51 SLICEL SLICE[0,0] SLICE_X10Y51 |
INT_INTF_L INT_INTF_L_X8Y51 |
INT INT_X8Y51 |
CLEL_R CLEL_R_X8Y51 SLICEL SLICE[0,0] SLICE_X11Y51 |
CLEM_R CLEM_R_X9Y51 SLICEM SLICE[0,0] SLICE_X12Y51 |
INT INT_X9Y51 |
CLEL_R CLEL_R_X9Y51 SLICEL SLICE[0,0] SLICE_X13Y51 |
CLEL_L CLEL_L_X10Y51 SLICEL SLICE[0,0] SLICE_X14Y51 |
INT INT_X10Y51 |
CLEL_R CLEL_R_X10Y51 SLICEL SLICE[0,0] SLICE_X15Y51 |
CLEL_L CLEL_L_X11Y51 SLICEL SLICE[0,0] SLICE_X16Y51 |
INT INT_X11Y51 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y51 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y50 |
INT INT_X0Y50 |
CLEL_R CLEL_R_X0Y50 SLICEL SLICE[0,0] SLICE_X0Y50 |
CLEM CLEM_X1Y50 SLICEM SLICE[0,0] SLICE_X1Y50 |
INT INT_X1Y50 |
CLEL_R CLEL_R_X1Y50 SLICEL SLICE[0,0] SLICE_X2Y50 |
INT_INTF_L INT_INTF_L_X2Y50 |
INT INT_X2Y50 |
CLEL_R CLEL_R_X2Y50 SLICEL SLICE[0,0] SLICE_X3Y50 |
CLEM CLEM_X3Y50 SLICEM SLICE[0,0] SLICE_X4Y50 |
INT INT_X3Y50 |
INT_INTF_R INT_INTF_R_X3Y50 |
CLEM CLEM_X4Y50 SLICEM SLICE[0,0] SLICE_X5Y50 |
INT INT_X4Y50 |
CLEL_R CLEL_R_X4Y50 SLICEL SLICE[0,0] SLICE_X6Y50 |
CLEL_L CLEL_L_X5Y50 SLICEL SLICE[0,0] SLICE_X7Y50 |
INT INT_X5Y50 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y50 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y50 |
INT INT_X6Y50 |
CLEL_R CLEL_R_X6Y50 SLICEL SLICE[0,0] SLICE_X8Y50 |
CLEL_L CLEL_L_X7Y50 SLICEL SLICE[0,0] SLICE_X9Y50 |
INT INT_X7Y50 |
CLEL_R CLEL_R_X7Y50 SLICEL SLICE[0,0] SLICE_X10Y50 |
INT_INTF_L INT_INTF_L_X8Y50 |
INT INT_X8Y50 |
CLEL_R CLEL_R_X8Y50 SLICEL SLICE[0,0] SLICE_X11Y50 |
CLEM_R CLEM_R_X9Y50 SLICEM SLICE[0,0] SLICE_X12Y50 |
INT INT_X9Y50 |
CLEL_R CLEL_R_X9Y50 SLICEL SLICE[0,0] SLICE_X13Y50 |
CLEL_L CLEL_L_X10Y50 SLICEL SLICE[0,0] SLICE_X14Y50 |
INT INT_X10Y50 |
CLEL_R CLEL_R_X10Y50 SLICEL SLICE[0,0] SLICE_X15Y50 |
CLEL_L CLEL_L_X11Y50 SLICEL SLICE[0,0] SLICE_X16Y50 |
INT INT_X11Y50 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y50 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y49 |
INT INT_X0Y49 |
CLEL_R CLEL_R_X0Y49 SLICEL SLICE[0,0] SLICE_X0Y49 |
CLEM CLEM_X1Y49 SLICEM SLICE[0,0] SLICE_X1Y49 |
INT INT_X1Y49 |
CLEL_R CLEL_R_X1Y49 SLICEL SLICE[0,0] SLICE_X2Y49 |
BRAM BRAM_X2Y45 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y18 RAMB181 RAMB18[0,1] RAMB18_X0Y19 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y9 |
INT_INTF_L INT_INTF_L_X2Y49 |
INT INT_X2Y49 |
CLEL_R CLEL_R_X2Y49 SLICEL SLICE[0,0] SLICE_X3Y49 |
CLEM CLEM_X3Y49 SLICEM SLICE[0,0] SLICE_X4Y49 |
INT INT_X3Y49 |
INT_INTF_R INT_INTF_R_X3Y49 |
DSP DSP_X3Y45 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y18 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y19 |
CLEM CLEM_X4Y49 SLICEM SLICE[0,0] SLICE_X5Y49 |
INT INT_X4Y49 |
CLEL_R CLEL_R_X4Y49 SLICEL SLICE[0,0] SLICE_X6Y49 |
CLEL_L CLEL_L_X5Y49 SLICEL SLICE[0,0] SLICE_X7Y49 |
INT INT_X5Y49 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y49 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y49 |
INT INT_X6Y49 |
CLEL_R CLEL_R_X6Y49 SLICEL SLICE[0,0] SLICE_X8Y49 |
CLEL_L CLEL_L_X7Y49 SLICEL SLICE[0,0] SLICE_X9Y49 |
INT INT_X7Y49 |
CLEL_R CLEL_R_X7Y49 SLICEL SLICE[0,0] SLICE_X10Y49 |
BRAM BRAM_X8Y45 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y18 RAMB181 RAMB18[0,1] RAMB18_X1Y19 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y9 |
INT_INTF_L INT_INTF_L_X8Y49 |
INT INT_X8Y49 |
CLEL_R CLEL_R_X8Y49 SLICEL SLICE[0,0] SLICE_X11Y49 |
CLEM_R CLEM_R_X9Y49 SLICEM SLICE[0,0] SLICE_X12Y49 |
INT INT_X9Y49 |
CLEL_R CLEL_R_X9Y49 SLICEL SLICE[0,0] SLICE_X13Y49 |
CLEL_L CLEL_L_X10Y49 SLICEL SLICE[0,0] SLICE_X14Y49 |
INT INT_X10Y49 |
CLEL_R CLEL_R_X10Y49 SLICEL SLICE[0,0] SLICE_X15Y49 |
CLEL_L CLEL_L_X11Y49 SLICEL SLICE[0,0] SLICE_X16Y49 |
INT INT_X11Y49 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y49 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y48 |
INT INT_X0Y48 |
CLEL_R CLEL_R_X0Y48 SLICEL SLICE[0,0] SLICE_X0Y48 |
CLEM CLEM_X1Y48 SLICEM SLICE[0,0] SLICE_X1Y48 |
INT INT_X1Y48 |
CLEL_R CLEL_R_X1Y48 SLICEL SLICE[0,0] SLICE_X2Y48 |
INT_INTF_L INT_INTF_L_X2Y48 |
INT INT_X2Y48 |
CLEL_R CLEL_R_X2Y48 SLICEL SLICE[0,0] SLICE_X3Y48 |
CLEM CLEM_X3Y48 SLICEM SLICE[0,0] SLICE_X4Y48 |
INT INT_X3Y48 |
INT_INTF_R INT_INTF_R_X3Y48 |
CLEM CLEM_X4Y48 SLICEM SLICE[0,0] SLICE_X5Y48 |
INT INT_X4Y48 |
CLEL_R CLEL_R_X4Y48 SLICEL SLICE[0,0] SLICE_X6Y48 |
CLEL_L CLEL_L_X5Y48 SLICEL SLICE[0,0] SLICE_X7Y48 |
INT INT_X5Y48 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y48 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y48 |
INT INT_X6Y48 |
CLEL_R CLEL_R_X6Y48 SLICEL SLICE[0,0] SLICE_X8Y48 |
CLEL_L CLEL_L_X7Y48 SLICEL SLICE[0,0] SLICE_X9Y48 |
INT INT_X7Y48 |
CLEL_R CLEL_R_X7Y48 SLICEL SLICE[0,0] SLICE_X10Y48 |
INT_INTF_L INT_INTF_L_X8Y48 |
INT INT_X8Y48 |
CLEL_R CLEL_R_X8Y48 SLICEL SLICE[0,0] SLICE_X11Y48 |
CLEM_R CLEM_R_X9Y48 SLICEM SLICE[0,0] SLICE_X12Y48 |
INT INT_X9Y48 |
CLEL_R CLEL_R_X9Y48 SLICEL SLICE[0,0] SLICE_X13Y48 |
CLEL_L CLEL_L_X10Y48 SLICEL SLICE[0,0] SLICE_X14Y48 |
INT INT_X10Y48 |
CLEL_R CLEL_R_X10Y48 SLICEL SLICE[0,0] SLICE_X15Y48 |
CLEL_L CLEL_L_X11Y48 SLICEL SLICE[0,0] SLICE_X16Y48 |
INT INT_X11Y48 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y48 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y47 |
INT INT_X0Y47 |
CLEL_R CLEL_R_X0Y47 SLICEL SLICE[0,0] SLICE_X0Y47 |
CLEM CLEM_X1Y47 SLICEM SLICE[0,0] SLICE_X1Y47 |
INT INT_X1Y47 |
CLEL_R CLEL_R_X1Y47 SLICEL SLICE[0,0] SLICE_X2Y47 |
INT_INTF_L INT_INTF_L_X2Y47 |
INT INT_X2Y47 |
CLEL_R CLEL_R_X2Y47 SLICEL SLICE[0,0] SLICE_X3Y47 |
CLEM CLEM_X3Y47 SLICEM SLICE[0,0] SLICE_X4Y47 |
INT INT_X3Y47 |
INT_INTF_R INT_INTF_R_X3Y47 |
CLEM CLEM_X4Y47 SLICEM SLICE[0,0] SLICE_X5Y47 |
INT INT_X4Y47 |
CLEL_R CLEL_R_X4Y47 SLICEL SLICE[0,0] SLICE_X6Y47 |
CLEL_L CLEL_L_X5Y47 SLICEL SLICE[0,0] SLICE_X7Y47 |
INT INT_X5Y47 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y47 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y47 |
INT INT_X6Y47 |
CLEL_R CLEL_R_X6Y47 SLICEL SLICE[0,0] SLICE_X8Y47 |
CLEL_L CLEL_L_X7Y47 SLICEL SLICE[0,0] SLICE_X9Y47 |
INT INT_X7Y47 |
CLEL_R CLEL_R_X7Y47 SLICEL SLICE[0,0] SLICE_X10Y47 |
INT_INTF_L INT_INTF_L_X8Y47 |
INT INT_X8Y47 |
CLEL_R CLEL_R_X8Y47 SLICEL SLICE[0,0] SLICE_X11Y47 |
CLEM_R CLEM_R_X9Y47 SLICEM SLICE[0,0] SLICE_X12Y47 |
INT INT_X9Y47 |
CLEL_R CLEL_R_X9Y47 SLICEL SLICE[0,0] SLICE_X13Y47 |
CLEL_L CLEL_L_X10Y47 SLICEL SLICE[0,0] SLICE_X14Y47 |
INT INT_X10Y47 |
CLEL_R CLEL_R_X10Y47 SLICEL SLICE[0,0] SLICE_X15Y47 |
CLEL_L CLEL_L_X11Y47 SLICEL SLICE[0,0] SLICE_X16Y47 |
INT INT_X11Y47 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y47 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y46 |
INT INT_X0Y46 |
CLEL_R CLEL_R_X0Y46 SLICEL SLICE[0,0] SLICE_X0Y46 |
CLEM CLEM_X1Y46 SLICEM SLICE[0,0] SLICE_X1Y46 |
INT INT_X1Y46 |
CLEL_R CLEL_R_X1Y46 SLICEL SLICE[0,0] SLICE_X2Y46 |
INT_INTF_L INT_INTF_L_X2Y46 |
INT INT_X2Y46 |
CLEL_R CLEL_R_X2Y46 SLICEL SLICE[0,0] SLICE_X3Y46 |
CLEM CLEM_X3Y46 SLICEM SLICE[0,0] SLICE_X4Y46 |
INT INT_X3Y46 |
INT_INTF_R INT_INTF_R_X3Y46 |
CLEM CLEM_X4Y46 SLICEM SLICE[0,0] SLICE_X5Y46 |
INT INT_X4Y46 |
CLEL_R CLEL_R_X4Y46 SLICEL SLICE[0,0] SLICE_X6Y46 |
CLEL_L CLEL_L_X5Y46 SLICEL SLICE[0,0] SLICE_X7Y46 |
INT INT_X5Y46 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y46 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y46 |
INT INT_X6Y46 |
CLEL_R CLEL_R_X6Y46 SLICEL SLICE[0,0] SLICE_X8Y46 |
CLEL_L CLEL_L_X7Y46 SLICEL SLICE[0,0] SLICE_X9Y46 |
INT INT_X7Y46 |
CLEL_R CLEL_R_X7Y46 SLICEL SLICE[0,0] SLICE_X10Y46 |
INT_INTF_L INT_INTF_L_X8Y46 |
INT INT_X8Y46 |
CLEL_R CLEL_R_X8Y46 SLICEL SLICE[0,0] SLICE_X11Y46 |
CLEM_R CLEM_R_X9Y46 SLICEM SLICE[0,0] SLICE_X12Y46 |
INT INT_X9Y46 |
CLEL_R CLEL_R_X9Y46 SLICEL SLICE[0,0] SLICE_X13Y46 |
CLEL_L CLEL_L_X10Y46 SLICEL SLICE[0,0] SLICE_X14Y46 |
INT INT_X10Y46 |
CLEL_R CLEL_R_X10Y46 SLICEL SLICE[0,0] SLICE_X15Y46 |
CLEL_L CLEL_L_X11Y46 SLICEL SLICE[0,0] SLICE_X16Y46 |
INT INT_X11Y46 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y46 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y45 |
INT INT_X0Y45 |
CLEL_R CLEL_R_X0Y45 SLICEL SLICE[0,0] SLICE_X0Y45 |
CLEM CLEM_X1Y45 SLICEM SLICE[0,0] SLICE_X1Y45 |
INT INT_X1Y45 |
CLEL_R CLEL_R_X1Y45 SLICEL SLICE[0,0] SLICE_X2Y45 |
INT_INTF_L INT_INTF_L_X2Y45 |
INT INT_X2Y45 |
CLEL_R CLEL_R_X2Y45 SLICEL SLICE[0,0] SLICE_X3Y45 |
CLEM CLEM_X3Y45 SLICEM SLICE[0,0] SLICE_X4Y45 |
INT INT_X3Y45 |
INT_INTF_R INT_INTF_R_X3Y45 |
CLEM CLEM_X4Y45 SLICEM SLICE[0,0] SLICE_X5Y45 |
INT INT_X4Y45 |
CLEL_R CLEL_R_X4Y45 SLICEL SLICE[0,0] SLICE_X6Y45 |
CLEL_L CLEL_L_X5Y45 SLICEL SLICE[0,0] SLICE_X7Y45 |
INT INT_X5Y45 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y45 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y45 |
INT INT_X6Y45 |
CLEL_R CLEL_R_X6Y45 SLICEL SLICE[0,0] SLICE_X8Y45 |
CLEL_L CLEL_L_X7Y45 SLICEL SLICE[0,0] SLICE_X9Y45 |
INT INT_X7Y45 |
CLEL_R CLEL_R_X7Y45 SLICEL SLICE[0,0] SLICE_X10Y45 |
INT_INTF_L INT_INTF_L_X8Y45 |
INT INT_X8Y45 |
CLEL_R CLEL_R_X8Y45 SLICEL SLICE[0,0] SLICE_X11Y45 |
CLEM_R CLEM_R_X9Y45 SLICEM SLICE[0,0] SLICE_X12Y45 |
INT INT_X9Y45 |
CLEL_R CLEL_R_X9Y45 SLICEL SLICE[0,0] SLICE_X13Y45 |
CLEL_L CLEL_L_X10Y45 SLICEL SLICE[0,0] SLICE_X14Y45 |
INT INT_X10Y45 |
CLEL_R CLEL_R_X10Y45 SLICEL SLICE[0,0] SLICE_X15Y45 |
CLEL_L CLEL_L_X11Y45 SLICEL SLICE[0,0] SLICE_X16Y45 |
INT INT_X11Y45 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y45 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
XIPHY_XIPHY_TERM_LEFT_FT XIPHY_XIPHY_TERM_LEFT_FT_X0Y30 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y44 |
INT INT_X0Y44 |
CLEL_R CLEL_R_X0Y44 SLICEL SLICE[0,0] SLICE_X0Y44 |
CLEM CLEM_X1Y44 SLICEM SLICE[0,0] SLICE_X1Y44 |
INT INT_X1Y44 |
CLEL_R CLEL_R_X1Y44 SLICEL SLICE[0,0] SLICE_X2Y44 |
BRAM BRAM_X2Y40 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y16 RAMB181 RAMB18[0,1] RAMB18_X0Y17 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y8 |
INT_INTF_L INT_INTF_L_X2Y44 |
INT INT_X2Y44 |
CLEL_R CLEL_R_X2Y44 SLICEL SLICE[0,0] SLICE_X3Y44 |
CLEM CLEM_X3Y44 SLICEM SLICE[0,0] SLICE_X4Y44 |
INT INT_X3Y44 |
INT_INTF_R INT_INTF_R_X3Y44 |
DSP DSP_X3Y40 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y16 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y17 |
CLEM CLEM_X4Y44 SLICEM SLICE[0,0] SLICE_X5Y44 |
INT INT_X4Y44 |
CLEL_R CLEL_R_X4Y44 SLICEL SLICE[0,0] SLICE_X6Y44 |
CLEL_L CLEL_L_X5Y44 SLICEL SLICE[0,0] SLICE_X7Y44 |
INT INT_X5Y44 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y44 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y44 |
INT INT_X6Y44 |
CLEL_R CLEL_R_X6Y44 SLICEL SLICE[0,0] SLICE_X8Y44 |
CLEL_L CLEL_L_X7Y44 SLICEL SLICE[0,0] SLICE_X9Y44 |
INT INT_X7Y44 |
CLEL_R CLEL_R_X7Y44 SLICEL SLICE[0,0] SLICE_X10Y44 |
BRAM BRAM_X8Y40 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y16 RAMB181 RAMB18[0,1] RAMB18_X1Y17 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y8 |
INT_INTF_L INT_INTF_L_X8Y44 |
INT INT_X8Y44 |
CLEL_R CLEL_R_X8Y44 SLICEL SLICE[0,0] SLICE_X11Y44 |
CLEM_R CLEM_R_X9Y44 SLICEM SLICE[0,0] SLICE_X12Y44 |
INT INT_X9Y44 |
CLEL_R CLEL_R_X9Y44 SLICEL SLICE[0,0] SLICE_X13Y44 |
CLEL_L CLEL_L_X10Y44 SLICEL SLICE[0,0] SLICE_X14Y44 |
INT INT_X10Y44 |
CLEL_R CLEL_R_X10Y44 SLICEL SLICE[0,0] SLICE_X15Y44 |
CLEL_L CLEL_L_X11Y44 SLICEL SLICE[0,0] SLICE_X16Y44 |
INT INT_X11Y44 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y44 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y43 |
INT INT_X0Y43 |
CLEL_R CLEL_R_X0Y43 SLICEL SLICE[0,0] SLICE_X0Y43 |
CLEM CLEM_X1Y43 SLICEM SLICE[0,0] SLICE_X1Y43 |
INT INT_X1Y43 |
CLEL_R CLEL_R_X1Y43 SLICEL SLICE[0,0] SLICE_X2Y43 |
INT_INTF_L INT_INTF_L_X2Y43 |
INT INT_X2Y43 |
CLEL_R CLEL_R_X2Y43 SLICEL SLICE[0,0] SLICE_X3Y43 |
CLEM CLEM_X3Y43 SLICEM SLICE[0,0] SLICE_X4Y43 |
INT INT_X3Y43 |
INT_INTF_R INT_INTF_R_X3Y43 |
CLEM CLEM_X4Y43 SLICEM SLICE[0,0] SLICE_X5Y43 |
INT INT_X4Y43 |
CLEL_R CLEL_R_X4Y43 SLICEL SLICE[0,0] SLICE_X6Y43 |
CLEL_L CLEL_L_X5Y43 SLICEL SLICE[0,0] SLICE_X7Y43 |
INT INT_X5Y43 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y43 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y43 |
INT INT_X6Y43 |
CLEL_R CLEL_R_X6Y43 SLICEL SLICE[0,0] SLICE_X8Y43 |
CLEL_L CLEL_L_X7Y43 SLICEL SLICE[0,0] SLICE_X9Y43 |
INT INT_X7Y43 |
CLEL_R CLEL_R_X7Y43 SLICEL SLICE[0,0] SLICE_X10Y43 |
INT_INTF_L INT_INTF_L_X8Y43 |
INT INT_X8Y43 |
CLEL_R CLEL_R_X8Y43 SLICEL SLICE[0,0] SLICE_X11Y43 |
CLEM_R CLEM_R_X9Y43 SLICEM SLICE[0,0] SLICE_X12Y43 |
INT INT_X9Y43 |
CLEL_R CLEL_R_X9Y43 SLICEL SLICE[0,0] SLICE_X13Y43 |
CLEL_L CLEL_L_X10Y43 SLICEL SLICE[0,0] SLICE_X14Y43 |
INT INT_X10Y43 |
CLEL_R CLEL_R_X10Y43 SLICEL SLICE[0,0] SLICE_X15Y43 |
CLEL_L CLEL_L_X11Y43 SLICEL SLICE[0,0] SLICE_X16Y43 |
INT INT_X11Y43 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y43 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y42 |
INT INT_X0Y42 |
CLEL_R CLEL_R_X0Y42 SLICEL SLICE[0,0] SLICE_X0Y42 |
CLEM CLEM_X1Y42 SLICEM SLICE[0,0] SLICE_X1Y42 |
INT INT_X1Y42 |
CLEL_R CLEL_R_X1Y42 SLICEL SLICE[0,0] SLICE_X2Y42 |
INT_INTF_L INT_INTF_L_X2Y42 |
INT INT_X2Y42 |
CLEL_R CLEL_R_X2Y42 SLICEL SLICE[0,0] SLICE_X3Y42 |
CLEM CLEM_X3Y42 SLICEM SLICE[0,0] SLICE_X4Y42 |
INT INT_X3Y42 |
INT_INTF_R INT_INTF_R_X3Y42 |
CLEM CLEM_X4Y42 SLICEM SLICE[0,0] SLICE_X5Y42 |
INT INT_X4Y42 |
CLEL_R CLEL_R_X4Y42 SLICEL SLICE[0,0] SLICE_X6Y42 |
CLEL_L CLEL_L_X5Y42 SLICEL SLICE[0,0] SLICE_X7Y42 |
INT INT_X5Y42 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y42 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y42 |
INT INT_X6Y42 |
CLEL_R CLEL_R_X6Y42 SLICEL SLICE[0,0] SLICE_X8Y42 |
CLEL_L CLEL_L_X7Y42 SLICEL SLICE[0,0] SLICE_X9Y42 |
INT INT_X7Y42 |
CLEL_R CLEL_R_X7Y42 SLICEL SLICE[0,0] SLICE_X10Y42 |
INT_INTF_L INT_INTF_L_X8Y42 |
INT INT_X8Y42 |
CLEL_R CLEL_R_X8Y42 SLICEL SLICE[0,0] SLICE_X11Y42 |
CLEM_R CLEM_R_X9Y42 SLICEM SLICE[0,0] SLICE_X12Y42 |
INT INT_X9Y42 |
CLEL_R CLEL_R_X9Y42 SLICEL SLICE[0,0] SLICE_X13Y42 |
CLEL_L CLEL_L_X10Y42 SLICEL SLICE[0,0] SLICE_X14Y42 |
INT INT_X10Y42 |
CLEL_R CLEL_R_X10Y42 SLICEL SLICE[0,0] SLICE_X15Y42 |
CLEL_L CLEL_L_X11Y42 SLICEL SLICE[0,0] SLICE_X16Y42 |
INT INT_X11Y42 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y42 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y41 |
INT INT_X0Y41 |
CLEL_R CLEL_R_X0Y41 SLICEL SLICE[0,0] SLICE_X0Y41 |
CLEM CLEM_X1Y41 SLICEM SLICE[0,0] SLICE_X1Y41 |
INT INT_X1Y41 |
CLEL_R CLEL_R_X1Y41 SLICEL SLICE[0,0] SLICE_X2Y41 |
INT_INTF_L INT_INTF_L_X2Y41 |
INT INT_X2Y41 |
CLEL_R CLEL_R_X2Y41 SLICEL SLICE[0,0] SLICE_X3Y41 |
CLEM CLEM_X3Y41 SLICEM SLICE[0,0] SLICE_X4Y41 |
INT INT_X3Y41 |
INT_INTF_R INT_INTF_R_X3Y41 |
CLEM CLEM_X4Y41 SLICEM SLICE[0,0] SLICE_X5Y41 |
INT INT_X4Y41 |
CLEL_R CLEL_R_X4Y41 SLICEL SLICE[0,0] SLICE_X6Y41 |
CLEL_L CLEL_L_X5Y41 SLICEL SLICE[0,0] SLICE_X7Y41 |
INT INT_X5Y41 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y41 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y41 |
INT INT_X6Y41 |
CLEL_R CLEL_R_X6Y41 SLICEL SLICE[0,0] SLICE_X8Y41 |
CLEL_L CLEL_L_X7Y41 SLICEL SLICE[0,0] SLICE_X9Y41 |
INT INT_X7Y41 |
CLEL_R CLEL_R_X7Y41 SLICEL SLICE[0,0] SLICE_X10Y41 |
INT_INTF_L INT_INTF_L_X8Y41 |
INT INT_X8Y41 |
CLEL_R CLEL_R_X8Y41 SLICEL SLICE[0,0] SLICE_X11Y41 |
CLEM_R CLEM_R_X9Y41 SLICEM SLICE[0,0] SLICE_X12Y41 |
INT INT_X9Y41 |
CLEL_R CLEL_R_X9Y41 SLICEL SLICE[0,0] SLICE_X13Y41 |
CLEL_L CLEL_L_X10Y41 SLICEL SLICE[0,0] SLICE_X14Y41 |
INT INT_X10Y41 |
CLEL_R CLEL_R_X10Y41 SLICEL SLICE[0,0] SLICE_X15Y41 |
CLEL_L CLEL_L_X11Y41 SLICEL SLICE[0,0] SLICE_X16Y41 |
INT INT_X11Y41 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y41 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y40 |
INT INT_X0Y40 |
CLEL_R CLEL_R_X0Y40 SLICEL SLICE[0,0] SLICE_X0Y40 |
CLEM CLEM_X1Y40 SLICEM SLICE[0,0] SLICE_X1Y40 |
INT INT_X1Y40 |
CLEL_R CLEL_R_X1Y40 SLICEL SLICE[0,0] SLICE_X2Y40 |
INT_INTF_L INT_INTF_L_X2Y40 |
INT INT_X2Y40 |
CLEL_R CLEL_R_X2Y40 SLICEL SLICE[0,0] SLICE_X3Y40 |
CLEM CLEM_X3Y40 SLICEM SLICE[0,0] SLICE_X4Y40 |
INT INT_X3Y40 |
INT_INTF_R INT_INTF_R_X3Y40 |
CLEM CLEM_X4Y40 SLICEM SLICE[0,0] SLICE_X5Y40 |
INT INT_X4Y40 |
CLEL_R CLEL_R_X4Y40 SLICEL SLICE[0,0] SLICE_X6Y40 |
CLEL_L CLEL_L_X5Y40 SLICEL SLICE[0,0] SLICE_X7Y40 |
INT INT_X5Y40 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y40 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y40 |
INT INT_X6Y40 |
CLEL_R CLEL_R_X6Y40 SLICEL SLICE[0,0] SLICE_X8Y40 |
CLEL_L CLEL_L_X7Y40 SLICEL SLICE[0,0] SLICE_X9Y40 |
INT INT_X7Y40 |
CLEL_R CLEL_R_X7Y40 SLICEL SLICE[0,0] SLICE_X10Y40 |
INT_INTF_L INT_INTF_L_X8Y40 |
INT INT_X8Y40 |
CLEL_R CLEL_R_X8Y40 SLICEL SLICE[0,0] SLICE_X11Y40 |
CLEM_R CLEM_R_X9Y40 SLICEM SLICE[0,0] SLICE_X12Y40 |
INT INT_X9Y40 |
CLEL_R CLEL_R_X9Y40 SLICEL SLICE[0,0] SLICE_X13Y40 |
CLEL_L CLEL_L_X10Y40 SLICEL SLICE[0,0] SLICE_X14Y40 |
INT INT_X10Y40 |
CLEL_R CLEL_R_X10Y40 SLICEL SLICE[0,0] SLICE_X15Y40 |
CLEL_L CLEL_L_X11Y40 SLICEL SLICE[0,0] SLICE_X16Y40 |
INT INT_X11Y40 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y40 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y39 |
INT INT_X0Y39 |
CLEL_R CLEL_R_X0Y39 SLICEL SLICE[0,0] SLICE_X0Y39 |
CLEM CLEM_X1Y39 SLICEM SLICE[0,0] SLICE_X1Y39 |
INT INT_X1Y39 |
CLEL_R CLEL_R_X1Y39 SLICEL SLICE[0,0] SLICE_X2Y39 |
BRAM BRAM_X2Y35 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y14 RAMB181 RAMB18[0,1] RAMB18_X0Y15 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y7 |
INT_INTF_L INT_INTF_L_X2Y39 |
INT INT_X2Y39 |
CLEL_R CLEL_R_X2Y39 SLICEL SLICE[0,0] SLICE_X3Y39 |
CLEM CLEM_X3Y39 SLICEM SLICE[0,0] SLICE_X4Y39 |
INT INT_X3Y39 |
INT_INTF_R INT_INTF_R_X3Y39 |
DSP DSP_X3Y35 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y14 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y15 |
CLEM CLEM_X4Y39 SLICEM SLICE[0,0] SLICE_X5Y39 |
INT INT_X4Y39 |
CLEL_R CLEL_R_X4Y39 SLICEL SLICE[0,0] SLICE_X6Y39 |
CLEL_L CLEL_L_X5Y39 SLICEL SLICE[0,0] SLICE_X7Y39 |
INT INT_X5Y39 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y39 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y39 |
INT INT_X6Y39 |
CLEL_R CLEL_R_X6Y39 SLICEL SLICE[0,0] SLICE_X8Y39 |
CLEL_L CLEL_L_X7Y39 SLICEL SLICE[0,0] SLICE_X9Y39 |
INT INT_X7Y39 |
CLEL_R CLEL_R_X7Y39 SLICEL SLICE[0,0] SLICE_X10Y39 |
BRAM BRAM_X8Y35 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y14 RAMB181 RAMB18[0,1] RAMB18_X1Y15 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y7 |
INT_INTF_L INT_INTF_L_X8Y39 |
INT INT_X8Y39 |
CLEL_R CLEL_R_X8Y39 SLICEL SLICE[0,0] SLICE_X11Y39 |
CLEM_R CLEM_R_X9Y39 SLICEM SLICE[0,0] SLICE_X12Y39 |
INT INT_X9Y39 |
CLEL_R CLEL_R_X9Y39 SLICEL SLICE[0,0] SLICE_X13Y39 |
CLEL_L CLEL_L_X10Y39 SLICEL SLICE[0,0] SLICE_X14Y39 |
INT INT_X10Y39 |
CLEL_R CLEL_R_X10Y39 SLICEL SLICE[0,0] SLICE_X15Y39 |
CLEL_L CLEL_L_X11Y39 SLICEL SLICE[0,0] SLICE_X16Y39 |
INT INT_X11Y39 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y39 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y38 |
INT INT_X0Y38 |
CLEL_R CLEL_R_X0Y38 SLICEL SLICE[0,0] SLICE_X0Y38 |
CLEM CLEM_X1Y38 SLICEM SLICE[0,0] SLICE_X1Y38 |
INT INT_X1Y38 |
CLEL_R CLEL_R_X1Y38 SLICEL SLICE[0,0] SLICE_X2Y38 |
INT_INTF_L INT_INTF_L_X2Y38 |
INT INT_X2Y38 |
CLEL_R CLEL_R_X2Y38 SLICEL SLICE[0,0] SLICE_X3Y38 |
CLEM CLEM_X3Y38 SLICEM SLICE[0,0] SLICE_X4Y38 |
INT INT_X3Y38 |
INT_INTF_R INT_INTF_R_X3Y38 |
CLEM CLEM_X4Y38 SLICEM SLICE[0,0] SLICE_X5Y38 |
INT INT_X4Y38 |
CLEL_R CLEL_R_X4Y38 SLICEL SLICE[0,0] SLICE_X6Y38 |
CLEL_L CLEL_L_X5Y38 SLICEL SLICE[0,0] SLICE_X7Y38 |
INT INT_X5Y38 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y38 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y38 |
INT INT_X6Y38 |
CLEL_R CLEL_R_X6Y38 SLICEL SLICE[0,0] SLICE_X8Y38 |
CLEL_L CLEL_L_X7Y38 SLICEL SLICE[0,0] SLICE_X9Y38 |
INT INT_X7Y38 |
CLEL_R CLEL_R_X7Y38 SLICEL SLICE[0,0] SLICE_X10Y38 |
INT_INTF_L INT_INTF_L_X8Y38 |
INT INT_X8Y38 |
CLEL_R CLEL_R_X8Y38 SLICEL SLICE[0,0] SLICE_X11Y38 |
CLEM_R CLEM_R_X9Y38 SLICEM SLICE[0,0] SLICE_X12Y38 |
INT INT_X9Y38 |
CLEL_R CLEL_R_X9Y38 SLICEL SLICE[0,0] SLICE_X13Y38 |
CLEL_L CLEL_L_X10Y38 SLICEL SLICE[0,0] SLICE_X14Y38 |
INT INT_X10Y38 |
CLEL_R CLEL_R_X10Y38 SLICEL SLICE[0,0] SLICE_X15Y38 |
CLEL_L CLEL_L_X11Y38 SLICEL SLICE[0,0] SLICE_X16Y38 |
INT INT_X11Y38 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y38 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y37 |
INT INT_X0Y37 |
CLEL_R CLEL_R_X0Y37 SLICEL SLICE[0,0] SLICE_X0Y37 |
CLEM CLEM_X1Y37 SLICEM SLICE[0,0] SLICE_X1Y37 |
INT INT_X1Y37 |
CLEL_R CLEL_R_X1Y37 SLICEL SLICE[0,0] SLICE_X2Y37 |
INT_INTF_L INT_INTF_L_X2Y37 |
INT INT_X2Y37 |
CLEL_R CLEL_R_X2Y37 SLICEL SLICE[0,0] SLICE_X3Y37 |
CLEM CLEM_X3Y37 SLICEM SLICE[0,0] SLICE_X4Y37 |
INT INT_X3Y37 |
INT_INTF_R INT_INTF_R_X3Y37 |
CLEM CLEM_X4Y37 SLICEM SLICE[0,0] SLICE_X5Y37 |
INT INT_X4Y37 |
CLEL_R CLEL_R_X4Y37 SLICEL SLICE[0,0] SLICE_X6Y37 |
CLEL_L CLEL_L_X5Y37 SLICEL SLICE[0,0] SLICE_X7Y37 |
INT INT_X5Y37 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y37 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y37 |
INT INT_X6Y37 |
CLEL_R CLEL_R_X6Y37 SLICEL SLICE[0,0] SLICE_X8Y37 |
CLEL_L CLEL_L_X7Y37 SLICEL SLICE[0,0] SLICE_X9Y37 |
INT INT_X7Y37 |
CLEL_R CLEL_R_X7Y37 SLICEL SLICE[0,0] SLICE_X10Y37 |
INT_INTF_L INT_INTF_L_X8Y37 |
INT INT_X8Y37 |
CLEL_R CLEL_R_X8Y37 SLICEL SLICE[0,0] SLICE_X11Y37 |
CLEM_R CLEM_R_X9Y37 SLICEM SLICE[0,0] SLICE_X12Y37 |
INT INT_X9Y37 |
CLEL_R CLEL_R_X9Y37 SLICEL SLICE[0,0] SLICE_X13Y37 |
CLEL_L CLEL_L_X10Y37 SLICEL SLICE[0,0] SLICE_X14Y37 |
INT INT_X10Y37 |
CLEL_R CLEL_R_X10Y37 SLICEL SLICE[0,0] SLICE_X15Y37 |
CLEL_L CLEL_L_X11Y37 SLICEL SLICE[0,0] SLICE_X16Y37 |
INT INT_X11Y37 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y37 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y36 |
INT INT_X0Y36 |
CLEL_R CLEL_R_X0Y36 SLICEL SLICE[0,0] SLICE_X0Y36 |
CLEM CLEM_X1Y36 SLICEM SLICE[0,0] SLICE_X1Y36 |
INT INT_X1Y36 |
CLEL_R CLEL_R_X1Y36 SLICEL SLICE[0,0] SLICE_X2Y36 |
INT_INTF_L INT_INTF_L_X2Y36 |
INT INT_X2Y36 |
CLEL_R CLEL_R_X2Y36 SLICEL SLICE[0,0] SLICE_X3Y36 |
CLEM CLEM_X3Y36 SLICEM SLICE[0,0] SLICE_X4Y36 |
INT INT_X3Y36 |
INT_INTF_R INT_INTF_R_X3Y36 |
CLEM CLEM_X4Y36 SLICEM SLICE[0,0] SLICE_X5Y36 |
INT INT_X4Y36 |
CLEL_R CLEL_R_X4Y36 SLICEL SLICE[0,0] SLICE_X6Y36 |
CLEL_L CLEL_L_X5Y36 SLICEL SLICE[0,0] SLICE_X7Y36 |
INT INT_X5Y36 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y36 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y36 |
INT INT_X6Y36 |
CLEL_R CLEL_R_X6Y36 SLICEL SLICE[0,0] SLICE_X8Y36 |
CLEL_L CLEL_L_X7Y36 SLICEL SLICE[0,0] SLICE_X9Y36 |
INT INT_X7Y36 |
CLEL_R CLEL_R_X7Y36 SLICEL SLICE[0,0] SLICE_X10Y36 |
INT_INTF_L INT_INTF_L_X8Y36 |
INT INT_X8Y36 |
CLEL_R CLEL_R_X8Y36 SLICEL SLICE[0,0] SLICE_X11Y36 |
CLEM_R CLEM_R_X9Y36 SLICEM SLICE[0,0] SLICE_X12Y36 |
INT INT_X9Y36 |
CLEL_R CLEL_R_X9Y36 SLICEL SLICE[0,0] SLICE_X13Y36 |
CLEL_L CLEL_L_X10Y36 SLICEL SLICE[0,0] SLICE_X14Y36 |
INT INT_X10Y36 |
CLEL_R CLEL_R_X10Y36 SLICEL SLICE[0,0] SLICE_X15Y36 |
CLEL_L CLEL_L_X11Y36 SLICEL SLICE[0,0] SLICE_X16Y36 |
INT INT_X11Y36 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y36 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y35 |
INT INT_X0Y35 |
CLEL_R CLEL_R_X0Y35 SLICEL SLICE[0,0] SLICE_X0Y35 |
CLEM CLEM_X1Y35 SLICEM SLICE[0,0] SLICE_X1Y35 |
INT INT_X1Y35 |
CLEL_R CLEL_R_X1Y35 SLICEL SLICE[0,0] SLICE_X2Y35 |
INT_INTF_L INT_INTF_L_X2Y35 |
INT INT_X2Y35 |
CLEL_R CLEL_R_X2Y35 SLICEL SLICE[0,0] SLICE_X3Y35 |
CLEM CLEM_X3Y35 SLICEM SLICE[0,0] SLICE_X4Y35 |
INT INT_X3Y35 |
INT_INTF_R INT_INTF_R_X3Y35 |
CLEM CLEM_X4Y35 SLICEM SLICE[0,0] SLICE_X5Y35 |
INT INT_X4Y35 |
CLEL_R CLEL_R_X4Y35 SLICEL SLICE[0,0] SLICE_X6Y35 |
CLEL_L CLEL_L_X5Y35 SLICEL SLICE[0,0] SLICE_X7Y35 |
INT INT_X5Y35 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y35 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y35 |
INT INT_X6Y35 |
CLEL_R CLEL_R_X6Y35 SLICEL SLICE[0,0] SLICE_X8Y35 |
CLEL_L CLEL_L_X7Y35 SLICEL SLICE[0,0] SLICE_X9Y35 |
INT INT_X7Y35 |
CLEL_R CLEL_R_X7Y35 SLICEL SLICE[0,0] SLICE_X10Y35 |
INT_INTF_L INT_INTF_L_X8Y35 |
INT INT_X8Y35 |
CLEL_R CLEL_R_X8Y35 SLICEL SLICE[0,0] SLICE_X11Y35 |
CLEM_R CLEM_R_X9Y35 SLICEM SLICE[0,0] SLICE_X12Y35 |
INT INT_X9Y35 |
CLEL_R CLEL_R_X9Y35 SLICEL SLICE[0,0] SLICE_X13Y35 |
CLEL_L CLEL_L_X10Y35 SLICEL SLICE[0,0] SLICE_X14Y35 |
INT INT_X10Y35 |
CLEL_R CLEL_R_X10Y35 SLICEL SLICE[0,0] SLICE_X15Y35 |
CLEL_L CLEL_L_X11Y35 SLICEL SLICE[0,0] SLICE_X16Y35 |
INT INT_X11Y35 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y35 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y34 |
INT INT_X0Y34 |
CLEL_R CLEL_R_X0Y34 SLICEL SLICE[0,0] SLICE_X0Y34 |
CLEM CLEM_X1Y34 SLICEM SLICE[0,0] SLICE_X1Y34 |
INT INT_X1Y34 |
CLEL_R CLEL_R_X1Y34 SLICEL SLICE[0,0] SLICE_X2Y34 |
BRAM BRAM_X2Y30 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y12 RAMB181 RAMB18[0,1] RAMB18_X0Y13 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y6 |
INT_INTF_L INT_INTF_L_X2Y34 |
INT INT_X2Y34 |
CLEL_R CLEL_R_X2Y34 SLICEL SLICE[0,0] SLICE_X3Y34 |
CLEM CLEM_X3Y34 SLICEM SLICE[0,0] SLICE_X4Y34 |
INT INT_X3Y34 |
INT_INTF_R INT_INTF_R_X3Y34 |
DSP DSP_X3Y30 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y12 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y13 |
CLEM CLEM_X4Y34 SLICEM SLICE[0,0] SLICE_X5Y34 |
INT INT_X4Y34 |
CLEL_R CLEL_R_X4Y34 SLICEL SLICE[0,0] SLICE_X6Y34 |
CLEL_L CLEL_L_X5Y34 SLICEL SLICE[0,0] SLICE_X7Y34 |
INT INT_X5Y34 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y34 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y34 |
INT INT_X6Y34 |
CLEL_R CLEL_R_X6Y34 SLICEL SLICE[0,0] SLICE_X8Y34 |
CLEL_L CLEL_L_X7Y34 SLICEL SLICE[0,0] SLICE_X9Y34 |
INT INT_X7Y34 |
CLEL_R CLEL_R_X7Y34 SLICEL SLICE[0,0] SLICE_X10Y34 |
BRAM BRAM_X8Y30 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y12 RAMB181 RAMB18[0,1] RAMB18_X1Y13 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y6 |
INT_INTF_L INT_INTF_L_X8Y34 |
INT INT_X8Y34 |
CLEL_R CLEL_R_X8Y34 SLICEL SLICE[0,0] SLICE_X11Y34 |
CLEM_R CLEM_R_X9Y34 SLICEM SLICE[0,0] SLICE_X12Y34 |
INT INT_X9Y34 |
CLEL_R CLEL_R_X9Y34 SLICEL SLICE[0,0] SLICE_X13Y34 |
CLEL_L CLEL_L_X10Y34 SLICEL SLICE[0,0] SLICE_X14Y34 |
INT INT_X10Y34 |
CLEL_R CLEL_R_X10Y34 SLICEL SLICE[0,0] SLICE_X15Y34 |
CLEL_L CLEL_L_X11Y34 SLICEL SLICE[0,0] SLICE_X16Y34 |
INT INT_X11Y34 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y34 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y33 |
INT INT_X0Y33 |
CLEL_R CLEL_R_X0Y33 SLICEL SLICE[0,0] SLICE_X0Y33 |
CLEM CLEM_X1Y33 SLICEM SLICE[0,0] SLICE_X1Y33 |
INT INT_X1Y33 |
CLEL_R CLEL_R_X1Y33 SLICEL SLICE[0,0] SLICE_X2Y33 |
INT_INTF_L INT_INTF_L_X2Y33 |
INT INT_X2Y33 |
CLEL_R CLEL_R_X2Y33 SLICEL SLICE[0,0] SLICE_X3Y33 |
CLEM CLEM_X3Y33 SLICEM SLICE[0,0] SLICE_X4Y33 |
INT INT_X3Y33 |
INT_INTF_R INT_INTF_R_X3Y33 |
CLEM CLEM_X4Y33 SLICEM SLICE[0,0] SLICE_X5Y33 |
INT INT_X4Y33 |
CLEL_R CLEL_R_X4Y33 SLICEL SLICE[0,0] SLICE_X6Y33 |
CLEL_L CLEL_L_X5Y33 SLICEL SLICE[0,0] SLICE_X7Y33 |
INT INT_X5Y33 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y33 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y33 |
INT INT_X6Y33 |
CLEL_R CLEL_R_X6Y33 SLICEL SLICE[0,0] SLICE_X8Y33 |
CLEL_L CLEL_L_X7Y33 SLICEL SLICE[0,0] SLICE_X9Y33 |
INT INT_X7Y33 |
CLEL_R CLEL_R_X7Y33 SLICEL SLICE[0,0] SLICE_X10Y33 |
INT_INTF_L INT_INTF_L_X8Y33 |
INT INT_X8Y33 |
CLEL_R CLEL_R_X8Y33 SLICEL SLICE[0,0] SLICE_X11Y33 |
CLEM_R CLEM_R_X9Y33 SLICEM SLICE[0,0] SLICE_X12Y33 |
INT INT_X9Y33 |
CLEL_R CLEL_R_X9Y33 SLICEL SLICE[0,0] SLICE_X13Y33 |
CLEL_L CLEL_L_X10Y33 SLICEL SLICE[0,0] SLICE_X14Y33 |
INT INT_X10Y33 |
CLEL_R CLEL_R_X10Y33 SLICEL SLICE[0,0] SLICE_X15Y33 |
CLEL_L CLEL_L_X11Y33 SLICEL SLICE[0,0] SLICE_X16Y33 |
INT INT_X11Y33 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y33 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y32 |
INT INT_X0Y32 |
CLEL_R CLEL_R_X0Y32 SLICEL SLICE[0,0] SLICE_X0Y32 |
CLEM CLEM_X1Y32 SLICEM SLICE[0,0] SLICE_X1Y32 |
INT INT_X1Y32 |
CLEL_R CLEL_R_X1Y32 SLICEL SLICE[0,0] SLICE_X2Y32 |
INT_INTF_L INT_INTF_L_X2Y32 |
INT INT_X2Y32 |
CLEL_R CLEL_R_X2Y32 SLICEL SLICE[0,0] SLICE_X3Y32 |
CLEM CLEM_X3Y32 SLICEM SLICE[0,0] SLICE_X4Y32 |
INT INT_X3Y32 |
INT_INTF_R INT_INTF_R_X3Y32 |
CLEM CLEM_X4Y32 SLICEM SLICE[0,0] SLICE_X5Y32 |
INT INT_X4Y32 |
CLEL_R CLEL_R_X4Y32 SLICEL SLICE[0,0] SLICE_X6Y32 |
CLEL_L CLEL_L_X5Y32 SLICEL SLICE[0,0] SLICE_X7Y32 |
INT INT_X5Y32 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y32 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y32 |
INT INT_X6Y32 |
CLEL_R CLEL_R_X6Y32 SLICEL SLICE[0,0] SLICE_X8Y32 |
CLEL_L CLEL_L_X7Y32 SLICEL SLICE[0,0] SLICE_X9Y32 |
INT INT_X7Y32 |
CLEL_R CLEL_R_X7Y32 SLICEL SLICE[0,0] SLICE_X10Y32 |
INT_INTF_L INT_INTF_L_X8Y32 |
INT INT_X8Y32 |
CLEL_R CLEL_R_X8Y32 SLICEL SLICE[0,0] SLICE_X11Y32 |
CLEM_R CLEM_R_X9Y32 SLICEM SLICE[0,0] SLICE_X12Y32 |
INT INT_X9Y32 |
CLEL_R CLEL_R_X9Y32 SLICEL SLICE[0,0] SLICE_X13Y32 |
CLEL_L CLEL_L_X10Y32 SLICEL SLICE[0,0] SLICE_X14Y32 |
INT INT_X10Y32 |
CLEL_R CLEL_R_X10Y32 SLICEL SLICE[0,0] SLICE_X15Y32 |
CLEL_L CLEL_L_X11Y32 SLICEL SLICE[0,0] SLICE_X16Y32 |
INT INT_X11Y32 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y32 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y31 |
INT INT_X0Y31 |
CLEL_R CLEL_R_X0Y31 SLICEL SLICE[0,0] SLICE_X0Y31 |
CLEM CLEM_X1Y31 SLICEM SLICE[0,0] SLICE_X1Y31 |
INT INT_X1Y31 |
CLEL_R CLEL_R_X1Y31 SLICEL SLICE[0,0] SLICE_X2Y31 |
INT_INTF_L INT_INTF_L_X2Y31 |
INT INT_X2Y31 |
CLEL_R CLEL_R_X2Y31 SLICEL SLICE[0,0] SLICE_X3Y31 |
CLEM CLEM_X3Y31 SLICEM SLICE[0,0] SLICE_X4Y31 |
INT INT_X3Y31 |
INT_INTF_R INT_INTF_R_X3Y31 |
CLEM CLEM_X4Y31 SLICEM SLICE[0,0] SLICE_X5Y31 |
INT INT_X4Y31 |
CLEL_R CLEL_R_X4Y31 SLICEL SLICE[0,0] SLICE_X6Y31 |
CLEL_L CLEL_L_X5Y31 SLICEL SLICE[0,0] SLICE_X7Y31 |
INT INT_X5Y31 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y31 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y31 |
INT INT_X6Y31 |
CLEL_R CLEL_R_X6Y31 SLICEL SLICE[0,0] SLICE_X8Y31 |
CLEL_L CLEL_L_X7Y31 SLICEL SLICE[0,0] SLICE_X9Y31 |
INT INT_X7Y31 |
CLEL_R CLEL_R_X7Y31 SLICEL SLICE[0,0] SLICE_X10Y31 |
INT_INTF_L INT_INTF_L_X8Y31 |
INT INT_X8Y31 |
CLEL_R CLEL_R_X8Y31 SLICEL SLICE[0,0] SLICE_X11Y31 |
CLEM_R CLEM_R_X9Y31 SLICEM SLICE[0,0] SLICE_X12Y31 |
INT INT_X9Y31 |
CLEL_R CLEL_R_X9Y31 SLICEL SLICE[0,0] SLICE_X13Y31 |
CLEL_L CLEL_L_X10Y31 SLICEL SLICE[0,0] SLICE_X14Y31 |
INT INT_X10Y31 |
CLEL_R CLEL_R_X10Y31 SLICEL SLICE[0,0] SLICE_X15Y31 |
CLEL_L CLEL_L_X11Y31 SLICEL SLICE[0,0] SLICE_X16Y31 |
INT INT_X11Y31 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y31 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y30 |
INT INT_X0Y30 |
CLEL_R CLEL_R_X0Y30 SLICEL SLICE[0,0] SLICE_X0Y30 |
CLEM CLEM_X1Y30 SLICEM SLICE[0,0] SLICE_X1Y30 |
INT INT_X1Y30 |
CLEL_R CLEL_R_X1Y30 SLICEL SLICE[0,0] SLICE_X2Y30 |
INT_INTF_L INT_INTF_L_X2Y30 |
INT INT_X2Y30 |
CLEL_R CLEL_R_X2Y30 SLICEL SLICE[0,0] SLICE_X3Y30 |
CLEM CLEM_X3Y30 SLICEM SLICE[0,0] SLICE_X4Y30 |
INT INT_X3Y30 |
INT_INTF_R INT_INTF_R_X3Y30 |
CLEM CLEM_X4Y30 SLICEM SLICE[0,0] SLICE_X5Y30 |
INT INT_X4Y30 |
CLEL_R CLEL_R_X4Y30 SLICEL SLICE[0,0] SLICE_X6Y30 |
CLEL_L CLEL_L_X5Y30 SLICEL SLICE[0,0] SLICE_X7Y30 |
INT INT_X5Y30 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y30 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y30 |
INT INT_X6Y30 |
CLEL_R CLEL_R_X6Y30 SLICEL SLICE[0,0] SLICE_X8Y30 |
CLEL_L CLEL_L_X7Y30 SLICEL SLICE[0,0] SLICE_X9Y30 |
INT INT_X7Y30 |
CLEL_R CLEL_R_X7Y30 SLICEL SLICE[0,0] SLICE_X10Y30 |
INT_INTF_L INT_INTF_L_X8Y30 |
INT INT_X8Y30 |
CLEL_R CLEL_R_X8Y30 SLICEL SLICE[0,0] SLICE_X11Y30 |
CLEM_R CLEM_R_X9Y30 SLICEM SLICE[0,0] SLICE_X12Y30 |
INT INT_X9Y30 |
CLEL_R CLEL_R_X9Y30 SLICEL SLICE[0,0] SLICE_X13Y30 |
CLEL_L CLEL_L_X10Y30 SLICEL SLICE[0,0] SLICE_X14Y30 |
INT INT_X10Y30 |
CLEL_R CLEL_R_X10Y30 SLICEL SLICE[0,0] SLICE_X15Y30 |
CLEL_L CLEL_L_X11Y30 SLICEL SLICE[0,0] SLICE_X16Y30 |
INT INT_X11Y30 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y30 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
RCLK_RCLK_HDIOL_L_FT RCLK_RCLK_HDIOL_L_FT_X0Y29 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X0Y1 ABUS_SWITCH ABUS_SWITCH[0,1] ABUS_SWITCH_X0Y2 ABUS_SWITCH ABUS_SWITCH[1,0] ABUS_SWITCH_X1Y1 ABUS_SWITCH ABUS_SWITCH[1,1] ABUS_SWITCH_X1Y2 ABUS_SWITCH ABUS_SWITCH[2,0] ABUS_SWITCH_X2Y1 ABUS_SWITCH ABUS_SWITCH[2,1] ABUS_SWITCH_X2Y2 ABUS_SWITCH ABUS_SWITCH[3,0] ABUS_SWITCH_X3Y1 ABUS_SWITCH ABUS_SWITCH[3,1] ABUS_SWITCH_X3Y2 ABUS_SWITCH ABUS_SWITCH[4,0] ABUS_SWITCH_X4Y1 ABUS_SWITCH ABUS_SWITCH[4,1] ABUS_SWITCH_X4Y2 ABUS_SWITCH ABUS_SWITCH[5,0] ABUS_SWITCH_X5Y1 ABUS_SWITCH ABUS_SWITCH[5,1] ABUS_SWITCH_X5Y2 BUFGCE_HDIO BUFGCE_HDIO[0,0] BUFGCE_HDIO_X0Y0 BUFGCE_HDIO BUFGCE_HDIO[0,1] BUFGCE_HDIO_X0Y1 BUFGCE_HDIO BUFGCE_HDIO[1,0] BUFGCE_HDIO_X1Y0 BUFGCE_HDIO BUFGCE_HDIO[1,1] BUFGCE_HDIO_X1Y1 |
RCLK_RCLK_CBRK_HDIOL_M12BUF_L_FT RCLK_RCLK_CBRK_HDIOL_M12BUF_L_FT_X0Y29 |
RCLK_RCLK_XIPHY_TERM_L_FT RCLK_RCLK_XIPHY_TERM_L_FT_X0Y29 |
RCLK_RCLK_INTF_LEFT_TERM_IO_DL3_FT RCLK_RCLK_INTF_LEFT_TERM_IO_DL3_FT_X0Y29 |
RCLK_INT_L RCLK_INT_L_X0Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X0Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X0Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X0Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X0Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X1Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X1Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X1Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X1Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X2Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X2Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X2Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X2Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X3Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X3Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X3Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X3Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X4Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X4Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X4Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X4Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X5Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X5Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X5Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X5Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X6Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X6Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X6Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X6Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X7Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X7Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X7Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X7Y3 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X0Y29 |
RCLK_CBRK_M12BUF_L RCLK_CBRK_M12BUF_L_X0Y29 |
RCLK_CLEM_L RCLK_CLEM_L_X1Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X0Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X1Y18 |
RCLK_INT_L RCLK_INT_L_X1Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X8Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X8Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X8Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X8Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X9Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X9Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X9Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X9Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X10Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X10Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X10Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X10Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X11Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X11Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X11Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X11Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X12Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X12Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X12Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X12Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X13Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X13Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X13Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X13Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X14Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X14Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X14Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X14Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X15Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X15Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X15Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X15Y3 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X1Y29 |
RCLK_BRAM_INTF_L RCLK_BRAM_INTF_L_X2Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X1Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X2Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[2,0] BUFCE_ROW_FSR_X3Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[3,0] BUFCE_ROW_FSR_X4Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X2Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X3Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[2,0] GCLK_TEST_BUFE3_X4Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[3,0] GCLK_TEST_BUFE3_X5Y18 HARD_SYNC HARD_SYNC[0,0] HARD_SYNC_X0Y0 HARD_SYNC HARD_SYNC[0,1] HARD_SYNC_X0Y1 HARD_SYNC HARD_SYNC[1,0] HARD_SYNC_X1Y0 HARD_SYNC HARD_SYNC[1,1] HARD_SYNC_X1Y1 VBUS_SWITCH VBUS_SWITCH[0,0] VBUS_SWITCH_X0Y0 VBUS_SWITCH VBUS_SWITCH[0,1] VBUS_SWITCH_X0Y1 VBUS_SWITCH VBUS_SWITCH[1,0] VBUS_SWITCH_X1Y0 |
RCLK_INT_L RCLK_INT_L_X2Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X16Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X16Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X16Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X16Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X17Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X17Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X17Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X17Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X18Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X18Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X18Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X18Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X19Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X19Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X19Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X19Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X20Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X20Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X20Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X20Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X21Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X21Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X21Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X21Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X22Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X22Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X22Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X22Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X23Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X23Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X23Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X23Y3 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X2Y29 |
RCLK_CBRK_M12BUF_L RCLK_CBRK_M12BUF_L_X2Y29 |
RCLK_CLEM_L RCLK_CLEM_L_X3Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X5Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X6Y18 |
RCLK_INT_L RCLK_INT_L_X3Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X24Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X24Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X24Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X24Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X25Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X25Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X25Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X25Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X26Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X26Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X26Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X26Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X27Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X27Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X27Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X27Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X28Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X28Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X28Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X28Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X29Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X29Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X29Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X29Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X30Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X30Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X30Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X30Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X31Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X31Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X31Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X31Y3 |
RCLK_DSP_INTF_L RCLK_DSP_INTF_L_X3Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X6Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X7Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X7Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X8Y18 |
RCLK_CLEM_L RCLK_CLEM_L_X4Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X8Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X9Y18 |
RCLK_INT_L RCLK_INT_L_X4Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X32Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X32Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X32Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X32Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X33Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X33Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X33Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X33Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X34Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X34Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X34Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X34Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X35Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X35Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X35Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X35Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X36Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X36Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X36Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X36Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X37Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X37Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X37Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X37Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X38Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X38Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X38Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X38Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X39Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X39Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X39Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X39Y3 |
RCLK_CLEL_R_L RCLK_CLEL_R_L_X4Y29 |
RCLK_CLEL_L_L RCLK_CLEL_L_L_X5Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X9Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X10Y18 |
RCLK_INT_L RCLK_INT_L_X5Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X40Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X40Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X40Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X40Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X41Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X41Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X41Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X41Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X42Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X42Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X42Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X42Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X43Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X43Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X43Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X43Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X44Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X44Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X44Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X44Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X45Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X45Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X45Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X45Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X46Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X46Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X46Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X46Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X47Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X47Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X47Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X47Y3 |
RCLK_INTF_R_IBRK_L RCLK_INTF_R_IBRK_L_X5Y29 |
RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_L_FT RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_L_FT_X5Y29 |
RCLK_INTF_L_IBRK_PCIE4_R RCLK_INTF_L_IBRK_PCIE4_R_X6Y29 |
RCLK_INT_R RCLK_INT_R_X6Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X48Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X48Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X48Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X48Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X49Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X49Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X49Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X49Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X50Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X50Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X50Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X50Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X51Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X51Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X51Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X51Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X52Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X52Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X52Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X52Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X53Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X53Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X53Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X53Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X54Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X54Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X54Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X54Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X55Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X55Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X55Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X55Y3 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X6Y29 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X7Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X10Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X11Y18 |
RCLK_INT_R RCLK_INT_R_X7Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X56Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X56Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X56Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X56Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X57Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X57Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X57Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X57Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X58Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X58Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X58Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X58Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X59Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X59Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X59Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X59Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X60Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X60Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X60Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X60Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X61Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X61Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X61Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X61Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X62Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X62Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X62Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X62Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X63Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X63Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X63Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X63Y3 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X7Y29 |
RCLK_BRAM_INTF_R RCLK_BRAM_INTF_R_X8Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X11Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[1,0] BUFCE_ROW_FSR_X12Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[2,0] BUFCE_ROW_FSR_X13Y0 BUFCE_ROW_FSR BUFCE_ROW_FSR[3,0] BUFCE_ROW_FSR_X14Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X12Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[1,0] GCLK_TEST_BUFE3_X13Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[2,0] GCLK_TEST_BUFE3_X14Y18 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[3,0] GCLK_TEST_BUFE3_X15Y18 HARD_SYNC HARD_SYNC[0,0] HARD_SYNC_X2Y0 HARD_SYNC HARD_SYNC[0,1] HARD_SYNC_X2Y1 HARD_SYNC HARD_SYNC[1,0] HARD_SYNC_X3Y0 HARD_SYNC HARD_SYNC[1,1] HARD_SYNC_X3Y1 VBUS_SWITCH VBUS_SWITCH[0,0] VBUS_SWITCH_X2Y0 VBUS_SWITCH VBUS_SWITCH[0,1] VBUS_SWITCH_X2Y1 VBUS_SWITCH VBUS_SWITCH[1,0] VBUS_SWITCH_X3Y0 |
RCLK_INT_R RCLK_INT_R_X8Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X64Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X64Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X64Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X64Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X65Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X65Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X65Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X65Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X66Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X66Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X66Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X66Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X67Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X67Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X67Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X67Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X68Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X68Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X68Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X68Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X69Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X69Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X69Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X69Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X70Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X70Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X70Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X70Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X71Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X71Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X71Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X71Y3 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X8Y29 |
RCLK_CBRK_M12BUF_R RCLK_CBRK_M12BUF_R_X8Y29 |
RCLK_CLEM_R RCLK_CLEM_R_X9Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X15Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X16Y18 |
RCLK_INT_R RCLK_INT_R_X9Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X72Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X72Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X72Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X72Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X73Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X73Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X73Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X73Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X74Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X74Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X74Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X74Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X75Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X75Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X75Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X75Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X76Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X76Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X76Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X76Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X77Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X77Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X77Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X77Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X78Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X78Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X78Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X78Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X79Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X79Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X79Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X79Y3 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X9Y29 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X10Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X16Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X17Y18 |
RCLK_INT_R RCLK_INT_R_X10Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X80Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X80Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X80Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X80Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X81Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X81Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X81Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X81Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X82Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X82Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X82Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X82Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X83Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X83Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X83Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X83Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X84Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X84Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X84Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X84Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X85Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X85Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X85Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X85Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X86Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X86Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X86Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X86Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X87Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X87Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X87Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X87Y3 |
RCLK_CLEL_R_R RCLK_CLEL_R_R_X10Y29 |
RCLK_CLEL_L_R RCLK_CLEL_L_R_X11Y29 BUFCE_ROW_FSR BUFCE_ROW_FSR[0,0] BUFCE_ROW_FSR_X17Y0 GCLK_TEST_BUFE3 GCLK_TEST_BUFE3[0,0] GCLK_TEST_BUFE3_X18Y18 |
RCLK_INT_R RCLK_INT_R_X11Y29 BUFCE_LEAF BUFCE_LEAF[0,0] BUFCE_LEAF_X88Y0 BUFCE_LEAF BUFCE_LEAF[0,1] BUFCE_LEAF_X88Y1 BUFCE_LEAF BUFCE_LEAF[0,2] BUFCE_LEAF_X88Y2 BUFCE_LEAF BUFCE_LEAF[0,3] BUFCE_LEAF_X88Y3 BUFCE_LEAF BUFCE_LEAF[1,0] BUFCE_LEAF_X89Y0 BUFCE_LEAF BUFCE_LEAF[1,1] BUFCE_LEAF_X89Y1 BUFCE_LEAF BUFCE_LEAF[1,2] BUFCE_LEAF_X89Y2 BUFCE_LEAF BUFCE_LEAF[1,3] BUFCE_LEAF_X89Y3 BUFCE_LEAF BUFCE_LEAF[2,0] BUFCE_LEAF_X90Y0 BUFCE_LEAF BUFCE_LEAF[2,1] BUFCE_LEAF_X90Y1 BUFCE_LEAF BUFCE_LEAF[2,2] BUFCE_LEAF_X90Y2 BUFCE_LEAF BUFCE_LEAF[2,3] BUFCE_LEAF_X90Y3 BUFCE_LEAF BUFCE_LEAF[3,0] BUFCE_LEAF_X91Y0 BUFCE_LEAF BUFCE_LEAF[3,1] BUFCE_LEAF_X91Y1 BUFCE_LEAF BUFCE_LEAF[3,2] BUFCE_LEAF_X91Y2 BUFCE_LEAF BUFCE_LEAF[3,3] BUFCE_LEAF_X91Y3 BUFCE_LEAF BUFCE_LEAF[4,0] BUFCE_LEAF_X92Y0 BUFCE_LEAF BUFCE_LEAF[4,1] BUFCE_LEAF_X92Y1 BUFCE_LEAF BUFCE_LEAF[4,2] BUFCE_LEAF_X92Y2 BUFCE_LEAF BUFCE_LEAF[4,3] BUFCE_LEAF_X92Y3 BUFCE_LEAF BUFCE_LEAF[5,0] BUFCE_LEAF_X93Y0 BUFCE_LEAF BUFCE_LEAF[5,1] BUFCE_LEAF_X93Y1 BUFCE_LEAF BUFCE_LEAF[5,2] BUFCE_LEAF_X93Y2 BUFCE_LEAF BUFCE_LEAF[5,3] BUFCE_LEAF_X93Y3 BUFCE_LEAF BUFCE_LEAF[6,0] BUFCE_LEAF_X94Y0 BUFCE_LEAF BUFCE_LEAF[6,1] BUFCE_LEAF_X94Y1 BUFCE_LEAF BUFCE_LEAF[6,2] BUFCE_LEAF_X94Y2 BUFCE_LEAF BUFCE_LEAF[6,3] BUFCE_LEAF_X94Y3 BUFCE_LEAF BUFCE_LEAF[7,0] BUFCE_LEAF_X95Y0 BUFCE_LEAF BUFCE_LEAF[7,1] BUFCE_LEAF_X95Y1 BUFCE_LEAF BUFCE_LEAF[7,2] BUFCE_LEAF_X95Y2 BUFCE_LEAF BUFCE_LEAF[7,3] BUFCE_LEAF_X95Y3 |
RCLK_RCLK_INTF_RIGHT_IBRK_PCIE4_R_FT RCLK_RCLK_INTF_RIGHT_IBRK_PCIE4_R_FT_X11Y29 |
RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_R_FT RCLK_RCLK_CBRK_CTR_RIGHT_M12BUF_R_FT_X11Y29 |
RCLK_RCLK_HDIOL_R_FT RCLK_RCLK_HDIOL_R_FT_X11Y29 ABUS_SWITCH ABUS_SWITCH[0,0] ABUS_SWITCH_X15Y1 ABUS_SWITCH ABUS_SWITCH[0,1] ABUS_SWITCH_X15Y2 ABUS_SWITCH ABUS_SWITCH[1,0] ABUS_SWITCH_X16Y1 ABUS_SWITCH ABUS_SWITCH[1,1] ABUS_SWITCH_X16Y2 ABUS_SWITCH ABUS_SWITCH[2,0] ABUS_SWITCH_X17Y1 ABUS_SWITCH ABUS_SWITCH[2,1] ABUS_SWITCH_X17Y2 ABUS_SWITCH ABUS_SWITCH[3,0] ABUS_SWITCH_X18Y1 ABUS_SWITCH ABUS_SWITCH[3,1] ABUS_SWITCH_X18Y2 ABUS_SWITCH ABUS_SWITCH[4,0] ABUS_SWITCH_X19Y1 ABUS_SWITCH ABUS_SWITCH[4,1] ABUS_SWITCH_X19Y2 ABUS_SWITCH ABUS_SWITCH[5,0] ABUS_SWITCH_X20Y1 ABUS_SWITCH ABUS_SWITCH[5,1] ABUS_SWITCH_X20Y2 BUFGCE_HDIO BUFGCE_HDIO[0,0] BUFGCE_HDIO_X2Y0 BUFGCE_HDIO BUFGCE_HDIO[0,1] BUFGCE_HDIO_X2Y1 BUFGCE_HDIO BUFGCE_HDIO[1,0] BUFGCE_HDIO_X3Y0 BUFGCE_HDIO BUFGCE_HDIO[1,1] BUFGCE_HDIO_X3Y1 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HDIOLC_HDIOL_BOT_LEFT_FT HDIOLC_HDIOL_BOT_LEFT_FT_X0Y0 HDIOB_M IOB[0,0] IOB_X0Y0 HDIOB_S IOB[0,1] IOB_X0Y1 HDIOB_M IOB[0,2] IOB_X0Y2 HDIOB_S IOB[0,3] IOB_X0Y3 HDIOB_M IOB[0,4] IOB_X0Y4 HDIOB_S IOB[0,5] IOB_X0Y5 HDIOB_M IOB[0,6] IOB_X0Y6 HDIOB_S IOB[0,7] IOB_X0Y7 HDIOB_M IOB[0,8] IOB_X0Y8 HDIOB_S IOB[0,9] IOB_X0Y9 HDIOB_M IOB[0,10] IOB_X0Y10 HDIOB_S IOB[0,11] IOB_X0Y11 HDIOB_M IOB[0,12] IOB_X0Y12 HDIOB_S IOB[0,13] IOB_X0Y13 HDIOB_M IOB[0,14] IOB_X0Y14 HDIOB_S IOB[0,15] IOB_X0Y15 HDIOB_M IOB[0,16] IOB_X0Y16 HDIOB_S IOB[0,17] IOB_X0Y17 HDIOB_M IOB[0,18] IOB_X0Y18 HDIOB_S IOB[0,19] IOB_X0Y19 HDIOB_M IOB[0,20] IOB_X0Y20 HDIOB_S IOB[0,21] IOB_X0Y21 HDIOB_M IOB[0,22] IOB_X0Y22 HDIOB_S IOB[0,23] IOB_X0Y23 HDIOB_M IOB[0,24] IOB_X0Y24 HDIOB_S IOB[0,25] IOB_X0Y25 HDIOB_M IOB[0,26] IOB_X0Y26 HDIOB_S IOB[0,27] IOB_X0Y27 HDIOB_M IOB[0,28] IOB_X0Y28 HDIOB_S IOB[0,29] IOB_X0Y29 HDIOB_M IOB[0,30] IOB_X0Y30 HDIOB_S IOB[0,31] IOB_X0Y31 HDIOB_M IOB[0,32] IOB_X0Y32 HDIOB_S IOB[0,33] IOB_X0Y33 HDIOB_M IOB[0,34] IOB_X0Y34 HDIOB_S IOB[0,35] IOB_X0Y35 HDIOB_M IOB[0,36] IOB_X0Y36 HDIOB_S IOB[0,37] IOB_X0Y37 HDIOB_M IOB[0,38] IOB_X0Y38 HDIOB_S IOB[0,39] IOB_X0Y39 HDIOB_M IOB[0,40] IOB_X0Y40 HDIOB_S IOB[0,41] IOB_X0Y41 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X0Y0 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X0Y1 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X0Y2 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X0Y3 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X0Y4 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X0Y5 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X0Y6 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X0Y7 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X0Y8 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X0Y9 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X0Y10 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X0Y11 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X0Y12 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X0Y13 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X0Y14 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X0Y15 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X0Y16 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X0Y17 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X0Y18 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X0Y19 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X0Y20 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X0Y0 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X0Y1 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X0Y2 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X0Y3 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X0Y4 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X0Y5 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X0Y6 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X0Y7 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X0Y8 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X0Y9 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X0Y10 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X0Y11 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X0Y12 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X0Y13 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X0Y14 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X0Y15 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X0Y16 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X0Y17 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X0Y18 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X0Y19 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X0Y20 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X0Y0 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X0Y1 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X0Y2 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X0Y3 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X0Y4 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X0Y5 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X0Y6 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X0Y7 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X0Y8 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X0Y9 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X0Y10 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X0Y11 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X0Y12 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X0Y13 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X0Y14 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X0Y15 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X0Y16 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X0Y17 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X0Y18 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X0Y19 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X0Y20 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X0Y0 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X0Y1 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X0Y0 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X0Y0 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X0Y1 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X0Y2 |
CFRM_CBRK_HDIOL_L_FT CFRM_CBRK_HDIOL_L_FT_X0Y0 |
CFG_M12BUF_HDIOL_L_FT CFG_M12BUF_HDIOL_L_FT_X0Y0 |
XIPHY_XIPHY_TERM_LEFT_FT XIPHY_XIPHY_TERM_LEFT_FT_X0Y15 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y29 |
INT INT_X0Y29 |
CLEL_R CLEL_R_X0Y29 SLICEL SLICE[0,0] SLICE_X0Y29 |
CFRM_CBRK_L CFRM_CBRK_L_X0Y0 |
CFG_M12BUF_CFG_LASSEN_TERM_BOT_L_FT CFG_M12BUF_CFG_LASSEN_TERM_BOT_L_FT_X1Y0 |
CLEM CLEM_X1Y29 SLICEM SLICE[0,0] SLICE_X1Y29 |
INT INT_X1Y29 |
CLEL_R CLEL_R_X1Y29 SLICEL SLICE[0,0] SLICE_X2Y29 |
BRAM BRAM_X2Y25 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y10 RAMB181 RAMB18[0,1] RAMB18_X0Y11 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y5 |
INT_INTF_L INT_INTF_L_X2Y29 |
INT INT_X2Y29 |
CLEL_R CLEL_R_X2Y29 SLICEL SLICE[0,0] SLICE_X3Y29 |
CFRM_CBRK_L CFRM_CBRK_L_X2Y0 |
CFG_M12BUF_CFG_LASSEN_TERM_BOT_L_FT CFG_M12BUF_CFG_LASSEN_TERM_BOT_L_FT_X3Y0 |
CLEM CLEM_X3Y29 SLICEM SLICE[0,0] SLICE_X4Y29 |
INT INT_X3Y29 |
INT_INTF_R INT_INTF_R_X3Y29 |
DSP DSP_X3Y25 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y10 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y11 |
CLEM CLEM_X4Y29 SLICEM SLICE[0,0] SLICE_X5Y29 |
INT INT_X4Y29 |
CLEL_R CLEL_R_X4Y29 SLICEL SLICE[0,0] SLICE_X6Y29 |
CLEL_L CLEL_L_X5Y29 SLICEL SLICE[0,0] SLICE_X7Y29 |
INT INT_X5Y29 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y29 |
CFRM_CBRK_CTR_RIGHT_L_FT CFRM_CBRK_CTR_RIGHT_L_FT_X5Y0 |
CFG_M12BUF_CFG_LASSEN_IO_BOT_L_FT CFG_M12BUF_CFG_LASSEN_IO_BOT_L_FT_X5Y0 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y29 |
INT INT_X6Y29 |
CLEL_R CLEL_R_X6Y29 SLICEL SLICE[0,0] SLICE_X8Y29 |
CLEL_L CLEL_L_X7Y29 SLICEL SLICE[0,0] SLICE_X9Y29 |
INT INT_X7Y29 |
CLEL_R CLEL_R_X7Y29 SLICEL SLICE[0,0] SLICE_X10Y29 |
BRAM BRAM_X8Y25 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y10 RAMB181 RAMB18[0,1] RAMB18_X1Y11 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y5 |
INT_INTF_L INT_INTF_L_X8Y29 |
INT INT_X8Y29 |
CLEL_R CLEL_R_X8Y29 SLICEL SLICE[0,0] SLICE_X11Y29 |
CFG_M12BUF_CFG_LASSEN_IO_BOT_R_FT CFG_M12BUF_CFG_LASSEN_IO_BOT_R_FT_X8Y0 |
CFRM_CBRK_R CFRM_CBRK_R_X9Y0 |
CLEM_R CLEM_R_X9Y29 SLICEM SLICE[0,0] SLICE_X12Y29 |
INT INT_X9Y29 |
CLEL_R CLEL_R_X9Y29 SLICEL SLICE[0,0] SLICE_X13Y29 |
CLEL_L CLEL_L_X10Y29 SLICEL SLICE[0,0] SLICE_X14Y29 |
INT INT_X10Y29 |
CLEL_R CLEL_R_X10Y29 SLICEL SLICE[0,0] SLICE_X15Y29 |
CLEL_L CLEL_L_X11Y29 SLICEL SLICE[0,0] SLICE_X16Y29 |
INT INT_X11Y29 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y29 |
CFG_M12BUF_CTR_RIGHT_BOT_R_FT CFG_M12BUF_CTR_RIGHT_BOT_R_FT_X11Y0 |
CFRM_CBRK_CTR_RIGHT_R_FT CFRM_CBRK_CTR_RIGHT_R_FT_X11Y0 |
HDIOLC_HDIOL_BOT_RIGHT_CFG_FT HDIOLC_HDIOL_BOT_RIGHT_CFG_FT_X11Y0 HDIOB_M IOB[0,0] IOB_X2Y0 HDIOB_S IOB[0,1] IOB_X2Y1 HDIOB_M IOB[0,2] IOB_X2Y2 HDIOB_S IOB[0,3] IOB_X2Y3 HDIOB_M IOB[0,4] IOB_X2Y4 HDIOB_S IOB[0,5] IOB_X2Y5 HDIOB_M IOB[0,6] IOB_X2Y6 HDIOB_S IOB[0,7] IOB_X2Y7 HDIOB_M IOB[0,8] IOB_X2Y8 HDIOB_S IOB[0,9] IOB_X2Y9 HDIOB_M IOB[0,10] IOB_X2Y10 HDIOB_S IOB[0,11] IOB_X2Y11 HDIOB_M IOB[0,12] IOB_X2Y12 HDIOB_S IOB[0,13] IOB_X2Y13 HDIOB_M IOB[0,14] IOB_X2Y14 HDIOB_S IOB[0,15] IOB_X2Y15 HDIOB_M IOB[0,16] IOB_X2Y16 HDIOB_S IOB[0,17] IOB_X2Y17 HDIOB_M IOB[0,18] IOB_X2Y18 HDIOB_S IOB[0,19] IOB_X2Y19 HDIOB_M IOB[0,20] IOB_X2Y20 HDIOB_S IOB[0,21] IOB_X2Y21 HDIOB_M IOB[0,22] IOB_X2Y22 HDIOB_S IOB[0,23] IOB_X2Y23 HDIOB_M IOB[0,24] IOB_X2Y24 HDIOB_S IOB[0,25] IOB_X2Y25 HDIOB_M IOB[0,26] IOB_X2Y26 HDIOB_S IOB[0,27] IOB_X2Y27 HDIOB_M IOB[0,28] IOB_X2Y28 HDIOB_S IOB[0,29] IOB_X2Y29 HDIOB_M IOB[0,30] IOB_X2Y30 HDIOB_S IOB[0,31] IOB_X2Y31 HDIOB_M IOB[0,32] IOB_X2Y32 HDIOB_S IOB[0,33] IOB_X2Y33 HDIOB_M IOB[0,34] IOB_X2Y34 HDIOB_S IOB[0,35] IOB_X2Y35 HDIOB_M IOB[0,36] IOB_X2Y36 HDIOB_S IOB[0,37] IOB_X2Y37 HDIOB_M IOB[0,38] IOB_X2Y38 HDIOB_S IOB[0,39] IOB_X2Y39 HDIOB_M IOB[0,40] IOB_X2Y40 HDIOB_S IOB[0,41] IOB_X2Y41 HDIOLOGIC_M HDIOLOGIC_M[0,0] HDIOLOGIC_M_X1Y0 HDIOLOGIC_M HDIOLOGIC_M[0,1] HDIOLOGIC_M_X1Y1 HDIOLOGIC_M HDIOLOGIC_M[0,2] HDIOLOGIC_M_X1Y2 HDIOLOGIC_M HDIOLOGIC_M[0,3] HDIOLOGIC_M_X1Y3 HDIOLOGIC_M HDIOLOGIC_M[0,4] HDIOLOGIC_M_X1Y4 HDIOLOGIC_M HDIOLOGIC_M[0,5] HDIOLOGIC_M_X1Y5 HDIOLOGIC_M HDIOLOGIC_M[0,6] HDIOLOGIC_M_X1Y6 HDIOLOGIC_M HDIOLOGIC_M[0,7] HDIOLOGIC_M_X1Y7 HDIOLOGIC_M HDIOLOGIC_M[0,8] HDIOLOGIC_M_X1Y8 HDIOLOGIC_M HDIOLOGIC_M[0,9] HDIOLOGIC_M_X1Y9 HDIOLOGIC_M HDIOLOGIC_M[0,10] HDIOLOGIC_M_X1Y10 HDIOLOGIC_M HDIOLOGIC_M[0,11] HDIOLOGIC_M_X1Y11 HDIOLOGIC_M HDIOLOGIC_M[0,12] HDIOLOGIC_M_X1Y12 HDIOLOGIC_M HDIOLOGIC_M[0,13] HDIOLOGIC_M_X1Y13 HDIOLOGIC_M HDIOLOGIC_M[0,14] HDIOLOGIC_M_X1Y14 HDIOLOGIC_M HDIOLOGIC_M[0,15] HDIOLOGIC_M_X1Y15 HDIOLOGIC_M HDIOLOGIC_M[0,16] HDIOLOGIC_M_X1Y16 HDIOLOGIC_M HDIOLOGIC_M[0,17] HDIOLOGIC_M_X1Y17 HDIOLOGIC_M HDIOLOGIC_M[0,18] HDIOLOGIC_M_X1Y18 HDIOLOGIC_M HDIOLOGIC_M[0,19] HDIOLOGIC_M_X1Y19 HDIOLOGIC_M HDIOLOGIC_M[0,20] HDIOLOGIC_M_X1Y20 HDIOLOGIC_S HDIOLOGIC_S[0,0] HDIOLOGIC_S_X1Y0 HDIOLOGIC_S HDIOLOGIC_S[0,1] HDIOLOGIC_S_X1Y1 HDIOLOGIC_S HDIOLOGIC_S[0,2] HDIOLOGIC_S_X1Y2 HDIOLOGIC_S HDIOLOGIC_S[0,3] HDIOLOGIC_S_X1Y3 HDIOLOGIC_S HDIOLOGIC_S[0,4] HDIOLOGIC_S_X1Y4 HDIOLOGIC_S HDIOLOGIC_S[0,5] HDIOLOGIC_S_X1Y5 HDIOLOGIC_S HDIOLOGIC_S[0,6] HDIOLOGIC_S_X1Y6 HDIOLOGIC_S HDIOLOGIC_S[0,7] HDIOLOGIC_S_X1Y7 HDIOLOGIC_S HDIOLOGIC_S[0,8] HDIOLOGIC_S_X1Y8 HDIOLOGIC_S HDIOLOGIC_S[0,9] HDIOLOGIC_S_X1Y9 HDIOLOGIC_S HDIOLOGIC_S[0,10] HDIOLOGIC_S_X1Y10 HDIOLOGIC_S HDIOLOGIC_S[0,11] HDIOLOGIC_S_X1Y11 HDIOLOGIC_S HDIOLOGIC_S[0,12] HDIOLOGIC_S_X1Y12 HDIOLOGIC_S HDIOLOGIC_S[0,13] HDIOLOGIC_S_X1Y13 HDIOLOGIC_S HDIOLOGIC_S[0,14] HDIOLOGIC_S_X1Y14 HDIOLOGIC_S HDIOLOGIC_S[0,15] HDIOLOGIC_S_X1Y15 HDIOLOGIC_S HDIOLOGIC_S[0,16] HDIOLOGIC_S_X1Y16 HDIOLOGIC_S HDIOLOGIC_S[0,17] HDIOLOGIC_S_X1Y17 HDIOLOGIC_S HDIOLOGIC_S[0,18] HDIOLOGIC_S_X1Y18 HDIOLOGIC_S HDIOLOGIC_S[0,19] HDIOLOGIC_S_X1Y19 HDIOLOGIC_S HDIOLOGIC_S[0,20] HDIOLOGIC_S_X1Y20 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,0] HDIOBDIFFINBUF_X1Y0 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,1] HDIOBDIFFINBUF_X1Y1 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,2] HDIOBDIFFINBUF_X1Y2 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,3] HDIOBDIFFINBUF_X1Y3 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,4] HDIOBDIFFINBUF_X1Y4 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,5] HDIOBDIFFINBUF_X1Y5 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,6] HDIOBDIFFINBUF_X1Y6 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,7] HDIOBDIFFINBUF_X1Y7 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,8] HDIOBDIFFINBUF_X1Y8 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,9] HDIOBDIFFINBUF_X1Y9 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,10] HDIOBDIFFINBUF_X1Y10 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,11] HDIOBDIFFINBUF_X1Y11 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,12] HDIOBDIFFINBUF_X1Y12 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,13] HDIOBDIFFINBUF_X1Y13 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,14] HDIOBDIFFINBUF_X1Y14 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,15] HDIOBDIFFINBUF_X1Y15 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,16] HDIOBDIFFINBUF_X1Y16 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,17] HDIOBDIFFINBUF_X1Y17 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,18] HDIOBDIFFINBUF_X1Y18 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,19] HDIOBDIFFINBUF_X1Y19 HDIOBDIFFINBUF HDIOBDIFFINBUF[0,20] HDIOBDIFFINBUF_X1Y20 HDIO_VREF HDIO_VREF[0,0] HDIO_VREF_X1Y0 HDIO_VREF HDIO_VREF[0,1] HDIO_VREF_X1Y1 HDIO_BIAS HDIO_BIAS[0,0] HDIO_BIAS_X1Y0 HDLOGIC_CSSD HDLOGIC_CSSD[0,0] HDLOGIC_CSSD_X1Y0 HDLOGIC_CSSD HDLOGIC_CSSD[0,1] HDLOGIC_CSSD_X1Y1 HDLOGIC_CSSD HDLOGIC_CSSD[0,2] HDLOGIC_CSSD_X1Y2 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y28 |
INT INT_X0Y28 |
CLEL_R CLEL_R_X0Y28 SLICEL SLICE[0,0] SLICE_X0Y28 |
CLEM CLEM_X1Y28 SLICEM SLICE[0,0] SLICE_X1Y28 |
INT INT_X1Y28 |
CLEL_R CLEL_R_X1Y28 SLICEL SLICE[0,0] SLICE_X2Y28 |
INT_INTF_L INT_INTF_L_X2Y28 |
INT INT_X2Y28 |
CLEL_R CLEL_R_X2Y28 SLICEL SLICE[0,0] SLICE_X3Y28 |
CLEM CLEM_X3Y28 SLICEM SLICE[0,0] SLICE_X4Y28 |
INT INT_X3Y28 |
INT_INTF_R INT_INTF_R_X3Y28 |
CLEM CLEM_X4Y28 SLICEM SLICE[0,0] SLICE_X5Y28 |
INT INT_X4Y28 |
CLEL_R CLEL_R_X4Y28 SLICEL SLICE[0,0] SLICE_X6Y28 |
CLEL_L CLEL_L_X5Y28 SLICEL SLICE[0,0] SLICE_X7Y28 |
INT INT_X5Y28 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y28 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y28 |
INT INT_X6Y28 |
CLEL_R CLEL_R_X6Y28 SLICEL SLICE[0,0] SLICE_X8Y28 |
CLEL_L CLEL_L_X7Y28 SLICEL SLICE[0,0] SLICE_X9Y28 |
INT INT_X7Y28 |
CLEL_R CLEL_R_X7Y28 SLICEL SLICE[0,0] SLICE_X10Y28 |
INT_INTF_L INT_INTF_L_X8Y28 |
INT INT_X8Y28 |
CLEL_R CLEL_R_X8Y28 SLICEL SLICE[0,0] SLICE_X11Y28 |
CLEM_R CLEM_R_X9Y28 SLICEM SLICE[0,0] SLICE_X12Y28 |
INT INT_X9Y28 |
CLEL_R CLEL_R_X9Y28 SLICEL SLICE[0,0] SLICE_X13Y28 |
CLEL_L CLEL_L_X10Y28 SLICEL SLICE[0,0] SLICE_X14Y28 |
INT INT_X10Y28 |
CLEL_R CLEL_R_X10Y28 SLICEL SLICE[0,0] SLICE_X15Y28 |
CLEL_L CLEL_L_X11Y28 SLICEL SLICE[0,0] SLICE_X16Y28 |
INT INT_X11Y28 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y28 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y27 |
INT INT_X0Y27 |
CLEL_R CLEL_R_X0Y27 SLICEL SLICE[0,0] SLICE_X0Y27 |
CLEM CLEM_X1Y27 SLICEM SLICE[0,0] SLICE_X1Y27 |
INT INT_X1Y27 |
CLEL_R CLEL_R_X1Y27 SLICEL SLICE[0,0] SLICE_X2Y27 |
INT_INTF_L INT_INTF_L_X2Y27 |
INT INT_X2Y27 |
CLEL_R CLEL_R_X2Y27 SLICEL SLICE[0,0] SLICE_X3Y27 |
CLEM CLEM_X3Y27 SLICEM SLICE[0,0] SLICE_X4Y27 |
INT INT_X3Y27 |
INT_INTF_R INT_INTF_R_X3Y27 |
CLEM CLEM_X4Y27 SLICEM SLICE[0,0] SLICE_X5Y27 |
INT INT_X4Y27 |
CLEL_R CLEL_R_X4Y27 SLICEL SLICE[0,0] SLICE_X6Y27 |
CLEL_L CLEL_L_X5Y27 SLICEL SLICE[0,0] SLICE_X7Y27 |
INT INT_X5Y27 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y27 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y27 |
INT INT_X6Y27 |
CLEL_R CLEL_R_X6Y27 SLICEL SLICE[0,0] SLICE_X8Y27 |
CLEL_L CLEL_L_X7Y27 SLICEL SLICE[0,0] SLICE_X9Y27 |
INT INT_X7Y27 |
CLEL_R CLEL_R_X7Y27 SLICEL SLICE[0,0] SLICE_X10Y27 |
INT_INTF_L INT_INTF_L_X8Y27 |
INT INT_X8Y27 |
CLEL_R CLEL_R_X8Y27 SLICEL SLICE[0,0] SLICE_X11Y27 |
CLEM_R CLEM_R_X9Y27 SLICEM SLICE[0,0] SLICE_X12Y27 |
INT INT_X9Y27 |
CLEL_R CLEL_R_X9Y27 SLICEL SLICE[0,0] SLICE_X13Y27 |
CLEL_L CLEL_L_X10Y27 SLICEL SLICE[0,0] SLICE_X14Y27 |
INT INT_X10Y27 |
CLEL_R CLEL_R_X10Y27 SLICEL SLICE[0,0] SLICE_X15Y27 |
CLEL_L CLEL_L_X11Y27 SLICEL SLICE[0,0] SLICE_X16Y27 |
INT INT_X11Y27 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y27 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y26 |
INT INT_X0Y26 |
CLEL_R CLEL_R_X0Y26 SLICEL SLICE[0,0] SLICE_X0Y26 |
CLEM CLEM_X1Y26 SLICEM SLICE[0,0] SLICE_X1Y26 |
INT INT_X1Y26 |
CLEL_R CLEL_R_X1Y26 SLICEL SLICE[0,0] SLICE_X2Y26 |
INT_INTF_L INT_INTF_L_X2Y26 |
INT INT_X2Y26 |
CLEL_R CLEL_R_X2Y26 SLICEL SLICE[0,0] SLICE_X3Y26 |
CLEM CLEM_X3Y26 SLICEM SLICE[0,0] SLICE_X4Y26 |
INT INT_X3Y26 |
INT_INTF_R INT_INTF_R_X3Y26 |
CLEM CLEM_X4Y26 SLICEM SLICE[0,0] SLICE_X5Y26 |
INT INT_X4Y26 |
CLEL_R CLEL_R_X4Y26 SLICEL SLICE[0,0] SLICE_X6Y26 |
CLEL_L CLEL_L_X5Y26 SLICEL SLICE[0,0] SLICE_X7Y26 |
INT INT_X5Y26 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y26 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y26 |
INT INT_X6Y26 |
CLEL_R CLEL_R_X6Y26 SLICEL SLICE[0,0] SLICE_X8Y26 |
CLEL_L CLEL_L_X7Y26 SLICEL SLICE[0,0] SLICE_X9Y26 |
INT INT_X7Y26 |
CLEL_R CLEL_R_X7Y26 SLICEL SLICE[0,0] SLICE_X10Y26 |
INT_INTF_L INT_INTF_L_X8Y26 |
INT INT_X8Y26 |
CLEL_R CLEL_R_X8Y26 SLICEL SLICE[0,0] SLICE_X11Y26 |
CLEM_R CLEM_R_X9Y26 SLICEM SLICE[0,0] SLICE_X12Y26 |
INT INT_X9Y26 |
CLEL_R CLEL_R_X9Y26 SLICEL SLICE[0,0] SLICE_X13Y26 |
CLEL_L CLEL_L_X10Y26 SLICEL SLICE[0,0] SLICE_X14Y26 |
INT INT_X10Y26 |
CLEL_R CLEL_R_X10Y26 SLICEL SLICE[0,0] SLICE_X15Y26 |
CLEL_L CLEL_L_X11Y26 SLICEL SLICE[0,0] SLICE_X16Y26 |
INT INT_X11Y26 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y26 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y25 |
INT INT_X0Y25 |
CLEL_R CLEL_R_X0Y25 SLICEL SLICE[0,0] SLICE_X0Y25 |
CLEM CLEM_X1Y25 SLICEM SLICE[0,0] SLICE_X1Y25 |
INT INT_X1Y25 |
CLEL_R CLEL_R_X1Y25 SLICEL SLICE[0,0] SLICE_X2Y25 |
INT_INTF_L INT_INTF_L_X2Y25 |
INT INT_X2Y25 |
CLEL_R CLEL_R_X2Y25 SLICEL SLICE[0,0] SLICE_X3Y25 |
CLEM CLEM_X3Y25 SLICEM SLICE[0,0] SLICE_X4Y25 |
INT INT_X3Y25 |
INT_INTF_R INT_INTF_R_X3Y25 |
CLEM CLEM_X4Y25 SLICEM SLICE[0,0] SLICE_X5Y25 |
INT INT_X4Y25 |
CLEL_R CLEL_R_X4Y25 SLICEL SLICE[0,0] SLICE_X6Y25 |
CLEL_L CLEL_L_X5Y25 SLICEL SLICE[0,0] SLICE_X7Y25 |
INT INT_X5Y25 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y25 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y25 |
INT INT_X6Y25 |
CLEL_R CLEL_R_X6Y25 SLICEL SLICE[0,0] SLICE_X8Y25 |
CLEL_L CLEL_L_X7Y25 SLICEL SLICE[0,0] SLICE_X9Y25 |
INT INT_X7Y25 |
CLEL_R CLEL_R_X7Y25 SLICEL SLICE[0,0] SLICE_X10Y25 |
INT_INTF_L INT_INTF_L_X8Y25 |
INT INT_X8Y25 |
CLEL_R CLEL_R_X8Y25 SLICEL SLICE[0,0] SLICE_X11Y25 |
CLEM_R CLEM_R_X9Y25 SLICEM SLICE[0,0] SLICE_X12Y25 |
INT INT_X9Y25 |
CLEL_R CLEL_R_X9Y25 SLICEL SLICE[0,0] SLICE_X13Y25 |
CLEL_L CLEL_L_X10Y25 SLICEL SLICE[0,0] SLICE_X14Y25 |
INT INT_X10Y25 |
CLEL_R CLEL_R_X10Y25 SLICEL SLICE[0,0] SLICE_X15Y25 |
CLEL_L CLEL_L_X11Y25 SLICEL SLICE[0,0] SLICE_X16Y25 |
INT INT_X11Y25 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y25 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y24 |
INT INT_X0Y24 |
CLEL_R CLEL_R_X0Y24 SLICEL SLICE[0,0] SLICE_X0Y24 |
CLEM CLEM_X1Y24 SLICEM SLICE[0,0] SLICE_X1Y24 |
INT INT_X1Y24 |
CLEL_R CLEL_R_X1Y24 SLICEL SLICE[0,0] SLICE_X2Y24 |
BRAM BRAM_X2Y20 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y8 RAMB181 RAMB18[0,1] RAMB18_X0Y9 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y4 |
INT_INTF_L INT_INTF_L_X2Y24 |
INT INT_X2Y24 |
CLEL_R CLEL_R_X2Y24 SLICEL SLICE[0,0] SLICE_X3Y24 |
CLEM CLEM_X3Y24 SLICEM SLICE[0,0] SLICE_X4Y24 |
INT INT_X3Y24 |
INT_INTF_R INT_INTF_R_X3Y24 |
DSP DSP_X3Y20 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y8 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y9 |
CLEM CLEM_X4Y24 SLICEM SLICE[0,0] SLICE_X5Y24 |
INT INT_X4Y24 |
CLEL_R CLEL_R_X4Y24 SLICEL SLICE[0,0] SLICE_X6Y24 |
CLEL_L CLEL_L_X5Y24 SLICEL SLICE[0,0] SLICE_X7Y24 |
INT INT_X5Y24 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y24 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y24 |
INT INT_X6Y24 |
CLEL_R CLEL_R_X6Y24 SLICEL SLICE[0,0] SLICE_X8Y24 |
CLEL_L CLEL_L_X7Y24 SLICEL SLICE[0,0] SLICE_X9Y24 |
INT INT_X7Y24 |
CLEL_R CLEL_R_X7Y24 SLICEL SLICE[0,0] SLICE_X10Y24 |
BRAM BRAM_X8Y20 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y8 RAMB181 RAMB18[0,1] RAMB18_X1Y9 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y4 |
INT_INTF_L INT_INTF_L_X8Y24 |
INT INT_X8Y24 |
CLEL_R CLEL_R_X8Y24 SLICEL SLICE[0,0] SLICE_X11Y24 |
CLEM_R CLEM_R_X9Y24 SLICEM SLICE[0,0] SLICE_X12Y24 |
INT INT_X9Y24 |
CLEL_R CLEL_R_X9Y24 SLICEL SLICE[0,0] SLICE_X13Y24 |
CLEL_L CLEL_L_X10Y24 SLICEL SLICE[0,0] SLICE_X14Y24 |
INT INT_X10Y24 |
CLEL_R CLEL_R_X10Y24 SLICEL SLICE[0,0] SLICE_X15Y24 |
CLEL_L CLEL_L_X11Y24 SLICEL SLICE[0,0] SLICE_X16Y24 |
INT INT_X11Y24 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y24 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y23 |
INT INT_X0Y23 |
CLEL_R CLEL_R_X0Y23 SLICEL SLICE[0,0] SLICE_X0Y23 |
CLEM CLEM_X1Y23 SLICEM SLICE[0,0] SLICE_X1Y23 |
INT INT_X1Y23 |
CLEL_R CLEL_R_X1Y23 SLICEL SLICE[0,0] SLICE_X2Y23 |
INT_INTF_L INT_INTF_L_X2Y23 |
INT INT_X2Y23 |
CLEL_R CLEL_R_X2Y23 SLICEL SLICE[0,0] SLICE_X3Y23 |
CLEM CLEM_X3Y23 SLICEM SLICE[0,0] SLICE_X4Y23 |
INT INT_X3Y23 |
INT_INTF_R INT_INTF_R_X3Y23 |
CLEM CLEM_X4Y23 SLICEM SLICE[0,0] SLICE_X5Y23 |
INT INT_X4Y23 |
CLEL_R CLEL_R_X4Y23 SLICEL SLICE[0,0] SLICE_X6Y23 |
CLEL_L CLEL_L_X5Y23 SLICEL SLICE[0,0] SLICE_X7Y23 |
INT INT_X5Y23 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y23 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y23 |
INT INT_X6Y23 |
CLEL_R CLEL_R_X6Y23 SLICEL SLICE[0,0] SLICE_X8Y23 |
CLEL_L CLEL_L_X7Y23 SLICEL SLICE[0,0] SLICE_X9Y23 |
INT INT_X7Y23 |
CLEL_R CLEL_R_X7Y23 SLICEL SLICE[0,0] SLICE_X10Y23 |
INT_INTF_L INT_INTF_L_X8Y23 |
INT INT_X8Y23 |
CLEL_R CLEL_R_X8Y23 SLICEL SLICE[0,0] SLICE_X11Y23 |
CLEM_R CLEM_R_X9Y23 SLICEM SLICE[0,0] SLICE_X12Y23 |
INT INT_X9Y23 |
CLEL_R CLEL_R_X9Y23 SLICEL SLICE[0,0] SLICE_X13Y23 |
CLEL_L CLEL_L_X10Y23 SLICEL SLICE[0,0] SLICE_X14Y23 |
INT INT_X10Y23 |
CLEL_R CLEL_R_X10Y23 SLICEL SLICE[0,0] SLICE_X15Y23 |
CLEL_L CLEL_L_X11Y23 SLICEL SLICE[0,0] SLICE_X16Y23 |
INT INT_X11Y23 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y23 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y22 |
INT INT_X0Y22 |
CLEL_R CLEL_R_X0Y22 SLICEL SLICE[0,0] SLICE_X0Y22 |
CLEM CLEM_X1Y22 SLICEM SLICE[0,0] SLICE_X1Y22 |
INT INT_X1Y22 |
CLEL_R CLEL_R_X1Y22 SLICEL SLICE[0,0] SLICE_X2Y22 |
INT_INTF_L INT_INTF_L_X2Y22 |
INT INT_X2Y22 |
CLEL_R CLEL_R_X2Y22 SLICEL SLICE[0,0] SLICE_X3Y22 |
CLEM CLEM_X3Y22 SLICEM SLICE[0,0] SLICE_X4Y22 |
INT INT_X3Y22 |
INT_INTF_R INT_INTF_R_X3Y22 |
CLEM CLEM_X4Y22 SLICEM SLICE[0,0] SLICE_X5Y22 |
INT INT_X4Y22 |
CLEL_R CLEL_R_X4Y22 SLICEL SLICE[0,0] SLICE_X6Y22 |
CLEL_L CLEL_L_X5Y22 SLICEL SLICE[0,0] SLICE_X7Y22 |
INT INT_X5Y22 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y22 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y22 |
INT INT_X6Y22 |
CLEL_R CLEL_R_X6Y22 SLICEL SLICE[0,0] SLICE_X8Y22 |
CLEL_L CLEL_L_X7Y22 SLICEL SLICE[0,0] SLICE_X9Y22 |
INT INT_X7Y22 |
CLEL_R CLEL_R_X7Y22 SLICEL SLICE[0,0] SLICE_X10Y22 |
INT_INTF_L INT_INTF_L_X8Y22 |
INT INT_X8Y22 |
CLEL_R CLEL_R_X8Y22 SLICEL SLICE[0,0] SLICE_X11Y22 |
CLEM_R CLEM_R_X9Y22 SLICEM SLICE[0,0] SLICE_X12Y22 |
INT INT_X9Y22 |
CLEL_R CLEL_R_X9Y22 SLICEL SLICE[0,0] SLICE_X13Y22 |
CLEL_L CLEL_L_X10Y22 SLICEL SLICE[0,0] SLICE_X14Y22 |
INT INT_X10Y22 |
CLEL_R CLEL_R_X10Y22 SLICEL SLICE[0,0] SLICE_X15Y22 |
CLEL_L CLEL_L_X11Y22 SLICEL SLICE[0,0] SLICE_X16Y22 |
INT INT_X11Y22 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y22 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y21 |
INT INT_X0Y21 |
CLEL_R CLEL_R_X0Y21 SLICEL SLICE[0,0] SLICE_X0Y21 |
CLEM CLEM_X1Y21 SLICEM SLICE[0,0] SLICE_X1Y21 |
INT INT_X1Y21 |
CLEL_R CLEL_R_X1Y21 SLICEL SLICE[0,0] SLICE_X2Y21 |
INT_INTF_L INT_INTF_L_X2Y21 |
INT INT_X2Y21 |
CLEL_R CLEL_R_X2Y21 SLICEL SLICE[0,0] SLICE_X3Y21 |
CLEM CLEM_X3Y21 SLICEM SLICE[0,0] SLICE_X4Y21 |
INT INT_X3Y21 |
INT_INTF_R INT_INTF_R_X3Y21 |
CLEM CLEM_X4Y21 SLICEM SLICE[0,0] SLICE_X5Y21 |
INT INT_X4Y21 |
CLEL_R CLEL_R_X4Y21 SLICEL SLICE[0,0] SLICE_X6Y21 |
CLEL_L CLEL_L_X5Y21 SLICEL SLICE[0,0] SLICE_X7Y21 |
INT INT_X5Y21 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y21 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y21 |
INT INT_X6Y21 |
CLEL_R CLEL_R_X6Y21 SLICEL SLICE[0,0] SLICE_X8Y21 |
CLEL_L CLEL_L_X7Y21 SLICEL SLICE[0,0] SLICE_X9Y21 |
INT INT_X7Y21 |
CLEL_R CLEL_R_X7Y21 SLICEL SLICE[0,0] SLICE_X10Y21 |
INT_INTF_L INT_INTF_L_X8Y21 |
INT INT_X8Y21 |
CLEL_R CLEL_R_X8Y21 SLICEL SLICE[0,0] SLICE_X11Y21 |
CLEM_R CLEM_R_X9Y21 SLICEM SLICE[0,0] SLICE_X12Y21 |
INT INT_X9Y21 |
CLEL_R CLEL_R_X9Y21 SLICEL SLICE[0,0] SLICE_X13Y21 |
CLEL_L CLEL_L_X10Y21 SLICEL SLICE[0,0] SLICE_X14Y21 |
INT INT_X10Y21 |
CLEL_R CLEL_R_X10Y21 SLICEL SLICE[0,0] SLICE_X15Y21 |
CLEL_L CLEL_L_X11Y21 SLICEL SLICE[0,0] SLICE_X16Y21 |
INT INT_X11Y21 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y21 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y20 |
INT INT_X0Y20 |
CLEL_R CLEL_R_X0Y20 SLICEL SLICE[0,0] SLICE_X0Y20 |
CLEM CLEM_X1Y20 SLICEM SLICE[0,0] SLICE_X1Y20 |
INT INT_X1Y20 |
CLEL_R CLEL_R_X1Y20 SLICEL SLICE[0,0] SLICE_X2Y20 |
INT_INTF_L INT_INTF_L_X2Y20 |
INT INT_X2Y20 |
CLEL_R CLEL_R_X2Y20 SLICEL SLICE[0,0] SLICE_X3Y20 |
CLEM CLEM_X3Y20 SLICEM SLICE[0,0] SLICE_X4Y20 |
INT INT_X3Y20 |
INT_INTF_R INT_INTF_R_X3Y20 |
CLEM CLEM_X4Y20 SLICEM SLICE[0,0] SLICE_X5Y20 |
INT INT_X4Y20 |
CLEL_R CLEL_R_X4Y20 SLICEL SLICE[0,0] SLICE_X6Y20 |
CLEL_L CLEL_L_X5Y20 SLICEL SLICE[0,0] SLICE_X7Y20 |
INT INT_X5Y20 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y20 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y20 |
INT INT_X6Y20 |
CLEL_R CLEL_R_X6Y20 SLICEL SLICE[0,0] SLICE_X8Y20 |
CLEL_L CLEL_L_X7Y20 SLICEL SLICE[0,0] SLICE_X9Y20 |
INT INT_X7Y20 |
CLEL_R CLEL_R_X7Y20 SLICEL SLICE[0,0] SLICE_X10Y20 |
INT_INTF_L INT_INTF_L_X8Y20 |
INT INT_X8Y20 |
CLEL_R CLEL_R_X8Y20 SLICEL SLICE[0,0] SLICE_X11Y20 |
CLEM_R CLEM_R_X9Y20 SLICEM SLICE[0,0] SLICE_X12Y20 |
INT INT_X9Y20 |
CLEL_R CLEL_R_X9Y20 SLICEL SLICE[0,0] SLICE_X13Y20 |
CLEL_L CLEL_L_X10Y20 SLICEL SLICE[0,0] SLICE_X14Y20 |
INT INT_X10Y20 |
CLEL_R CLEL_R_X10Y20 SLICEL SLICE[0,0] SLICE_X15Y20 |
CLEL_L CLEL_L_X11Y20 SLICEL SLICE[0,0] SLICE_X16Y20 |
INT INT_X11Y20 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y20 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y19 |
INT INT_X0Y19 |
CLEL_R CLEL_R_X0Y19 SLICEL SLICE[0,0] SLICE_X0Y19 |
CLEM CLEM_X1Y19 SLICEM SLICE[0,0] SLICE_X1Y19 |
INT INT_X1Y19 |
CLEL_R CLEL_R_X1Y19 SLICEL SLICE[0,0] SLICE_X2Y19 |
BRAM BRAM_X2Y15 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y6 RAMB181 RAMB18[0,1] RAMB18_X0Y7 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y3 |
INT_INTF_L INT_INTF_L_X2Y19 |
INT INT_X2Y19 |
CLEL_R CLEL_R_X2Y19 SLICEL SLICE[0,0] SLICE_X3Y19 |
CLEM CLEM_X3Y19 SLICEM SLICE[0,0] SLICE_X4Y19 |
INT INT_X3Y19 |
INT_INTF_R INT_INTF_R_X3Y19 |
DSP DSP_X3Y15 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y6 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y7 |
CLEM CLEM_X4Y19 SLICEM SLICE[0,0] SLICE_X5Y19 |
INT INT_X4Y19 |
CLEL_R CLEL_R_X4Y19 SLICEL SLICE[0,0] SLICE_X6Y19 |
CLEL_L CLEL_L_X5Y19 SLICEL SLICE[0,0] SLICE_X7Y19 |
INT INT_X5Y19 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y19 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y19 |
INT INT_X6Y19 |
CLEL_R CLEL_R_X6Y19 SLICEL SLICE[0,0] SLICE_X8Y19 |
CLEL_L CLEL_L_X7Y19 SLICEL SLICE[0,0] SLICE_X9Y19 |
INT INT_X7Y19 |
CLEL_R CLEL_R_X7Y19 SLICEL SLICE[0,0] SLICE_X10Y19 |
BRAM BRAM_X8Y15 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y6 RAMB181 RAMB18[0,1] RAMB18_X1Y7 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y3 |
INT_INTF_L INT_INTF_L_X8Y19 |
INT INT_X8Y19 |
CLEL_R CLEL_R_X8Y19 SLICEL SLICE[0,0] SLICE_X11Y19 |
CLEM_R CLEM_R_X9Y19 SLICEM SLICE[0,0] SLICE_X12Y19 |
INT INT_X9Y19 |
CLEL_R CLEL_R_X9Y19 SLICEL SLICE[0,0] SLICE_X13Y19 |
CLEL_L CLEL_L_X10Y19 SLICEL SLICE[0,0] SLICE_X14Y19 |
INT INT_X10Y19 |
CLEL_R CLEL_R_X10Y19 SLICEL SLICE[0,0] SLICE_X15Y19 |
CLEL_L CLEL_L_X11Y19 SLICEL SLICE[0,0] SLICE_X16Y19 |
INT INT_X11Y19 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y19 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y18 |
INT INT_X0Y18 |
CLEL_R CLEL_R_X0Y18 SLICEL SLICE[0,0] SLICE_X0Y18 |
CLEM CLEM_X1Y18 SLICEM SLICE[0,0] SLICE_X1Y18 |
INT INT_X1Y18 |
CLEL_R CLEL_R_X1Y18 SLICEL SLICE[0,0] SLICE_X2Y18 |
INT_INTF_L INT_INTF_L_X2Y18 |
INT INT_X2Y18 |
CLEL_R CLEL_R_X2Y18 SLICEL SLICE[0,0] SLICE_X3Y18 |
CLEM CLEM_X3Y18 SLICEM SLICE[0,0] SLICE_X4Y18 |
INT INT_X3Y18 |
INT_INTF_R INT_INTF_R_X3Y18 |
CLEM CLEM_X4Y18 SLICEM SLICE[0,0] SLICE_X5Y18 |
INT INT_X4Y18 |
CLEL_R CLEL_R_X4Y18 SLICEL SLICE[0,0] SLICE_X6Y18 |
CLEL_L CLEL_L_X5Y18 SLICEL SLICE[0,0] SLICE_X7Y18 |
INT INT_X5Y18 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y18 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y18 |
INT INT_X6Y18 |
CLEL_R CLEL_R_X6Y18 SLICEL SLICE[0,0] SLICE_X8Y18 |
CLEL_L CLEL_L_X7Y18 SLICEL SLICE[0,0] SLICE_X9Y18 |
INT INT_X7Y18 |
CLEL_R CLEL_R_X7Y18 SLICEL SLICE[0,0] SLICE_X10Y18 |
INT_INTF_L INT_INTF_L_X8Y18 |
INT INT_X8Y18 |
CLEL_R CLEL_R_X8Y18 SLICEL SLICE[0,0] SLICE_X11Y18 |
CLEM_R CLEM_R_X9Y18 SLICEM SLICE[0,0] SLICE_X12Y18 |
INT INT_X9Y18 |
CLEL_R CLEL_R_X9Y18 SLICEL SLICE[0,0] SLICE_X13Y18 |
CLEL_L CLEL_L_X10Y18 SLICEL SLICE[0,0] SLICE_X14Y18 |
INT INT_X10Y18 |
CLEL_R CLEL_R_X10Y18 SLICEL SLICE[0,0] SLICE_X15Y18 |
CLEL_L CLEL_L_X11Y18 SLICEL SLICE[0,0] SLICE_X16Y18 |
INT INT_X11Y18 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y18 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y17 |
INT INT_X0Y17 |
CLEL_R CLEL_R_X0Y17 SLICEL SLICE[0,0] SLICE_X0Y17 |
CLEM CLEM_X1Y17 SLICEM SLICE[0,0] SLICE_X1Y17 |
INT INT_X1Y17 |
CLEL_R CLEL_R_X1Y17 SLICEL SLICE[0,0] SLICE_X2Y17 |
INT_INTF_L INT_INTF_L_X2Y17 |
INT INT_X2Y17 |
CLEL_R CLEL_R_X2Y17 SLICEL SLICE[0,0] SLICE_X3Y17 |
CLEM CLEM_X3Y17 SLICEM SLICE[0,0] SLICE_X4Y17 |
INT INT_X3Y17 |
INT_INTF_R INT_INTF_R_X3Y17 |
CLEM CLEM_X4Y17 SLICEM SLICE[0,0] SLICE_X5Y17 |
INT INT_X4Y17 |
CLEL_R CLEL_R_X4Y17 SLICEL SLICE[0,0] SLICE_X6Y17 |
CLEL_L CLEL_L_X5Y17 SLICEL SLICE[0,0] SLICE_X7Y17 |
INT INT_X5Y17 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y17 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y17 |
INT INT_X6Y17 |
CLEL_R CLEL_R_X6Y17 SLICEL SLICE[0,0] SLICE_X8Y17 |
CLEL_L CLEL_L_X7Y17 SLICEL SLICE[0,0] SLICE_X9Y17 |
INT INT_X7Y17 |
CLEL_R CLEL_R_X7Y17 SLICEL SLICE[0,0] SLICE_X10Y17 |
INT_INTF_L INT_INTF_L_X8Y17 |
INT INT_X8Y17 |
CLEL_R CLEL_R_X8Y17 SLICEL SLICE[0,0] SLICE_X11Y17 |
CLEM_R CLEM_R_X9Y17 SLICEM SLICE[0,0] SLICE_X12Y17 |
INT INT_X9Y17 |
CLEL_R CLEL_R_X9Y17 SLICEL SLICE[0,0] SLICE_X13Y17 |
CLEL_L CLEL_L_X10Y17 SLICEL SLICE[0,0] SLICE_X14Y17 |
INT INT_X10Y17 |
CLEL_R CLEL_R_X10Y17 SLICEL SLICE[0,0] SLICE_X15Y17 |
CLEL_L CLEL_L_X11Y17 SLICEL SLICE[0,0] SLICE_X16Y17 |
INT INT_X11Y17 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y17 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y16 |
INT INT_X0Y16 |
CLEL_R CLEL_R_X0Y16 SLICEL SLICE[0,0] SLICE_X0Y16 |
CLEM CLEM_X1Y16 SLICEM SLICE[0,0] SLICE_X1Y16 |
INT INT_X1Y16 |
CLEL_R CLEL_R_X1Y16 SLICEL SLICE[0,0] SLICE_X2Y16 |
INT_INTF_L INT_INTF_L_X2Y16 |
INT INT_X2Y16 |
CLEL_R CLEL_R_X2Y16 SLICEL SLICE[0,0] SLICE_X3Y16 |
CLEM CLEM_X3Y16 SLICEM SLICE[0,0] SLICE_X4Y16 |
INT INT_X3Y16 |
INT_INTF_R INT_INTF_R_X3Y16 |
CLEM CLEM_X4Y16 SLICEM SLICE[0,0] SLICE_X5Y16 |
INT INT_X4Y16 |
CLEL_R CLEL_R_X4Y16 SLICEL SLICE[0,0] SLICE_X6Y16 |
CLEL_L CLEL_L_X5Y16 SLICEL SLICE[0,0] SLICE_X7Y16 |
INT INT_X5Y16 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y16 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y16 |
INT INT_X6Y16 |
CLEL_R CLEL_R_X6Y16 SLICEL SLICE[0,0] SLICE_X8Y16 |
CLEL_L CLEL_L_X7Y16 SLICEL SLICE[0,0] SLICE_X9Y16 |
INT INT_X7Y16 |
CLEL_R CLEL_R_X7Y16 SLICEL SLICE[0,0] SLICE_X10Y16 |
INT_INTF_L INT_INTF_L_X8Y16 |
INT INT_X8Y16 |
CLEL_R CLEL_R_X8Y16 SLICEL SLICE[0,0] SLICE_X11Y16 |
CLEM_R CLEM_R_X9Y16 SLICEM SLICE[0,0] SLICE_X12Y16 |
INT INT_X9Y16 |
CLEL_R CLEL_R_X9Y16 SLICEL SLICE[0,0] SLICE_X13Y16 |
CLEL_L CLEL_L_X10Y16 SLICEL SLICE[0,0] SLICE_X14Y16 |
INT INT_X10Y16 |
CLEL_R CLEL_R_X10Y16 SLICEL SLICE[0,0] SLICE_X15Y16 |
CLEL_L CLEL_L_X11Y16 SLICEL SLICE[0,0] SLICE_X16Y16 |
INT INT_X11Y16 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y16 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y15 |
INT INT_X0Y15 |
CLEL_R CLEL_R_X0Y15 SLICEL SLICE[0,0] SLICE_X0Y15 |
CLEM CLEM_X1Y15 SLICEM SLICE[0,0] SLICE_X1Y15 |
INT INT_X1Y15 |
CLEL_R CLEL_R_X1Y15 SLICEL SLICE[0,0] SLICE_X2Y15 |
INT_INTF_L INT_INTF_L_X2Y15 |
INT INT_X2Y15 |
CLEL_R CLEL_R_X2Y15 SLICEL SLICE[0,0] SLICE_X3Y15 |
CLEM CLEM_X3Y15 SLICEM SLICE[0,0] SLICE_X4Y15 |
INT INT_X3Y15 |
INT_INTF_R INT_INTF_R_X3Y15 |
CLEM CLEM_X4Y15 SLICEM SLICE[0,0] SLICE_X5Y15 |
INT INT_X4Y15 |
CLEL_R CLEL_R_X4Y15 SLICEL SLICE[0,0] SLICE_X6Y15 |
CLEL_L CLEL_L_X5Y15 SLICEL SLICE[0,0] SLICE_X7Y15 |
INT INT_X5Y15 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y15 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y15 |
INT INT_X6Y15 |
CLEL_R CLEL_R_X6Y15 SLICEL SLICE[0,0] SLICE_X8Y15 |
CLEL_L CLEL_L_X7Y15 SLICEL SLICE[0,0] SLICE_X9Y15 |
INT INT_X7Y15 |
CLEL_R CLEL_R_X7Y15 SLICEL SLICE[0,0] SLICE_X10Y15 |
INT_INTF_L INT_INTF_L_X8Y15 |
INT INT_X8Y15 |
CLEL_R CLEL_R_X8Y15 SLICEL SLICE[0,0] SLICE_X11Y15 |
CLEM_R CLEM_R_X9Y15 SLICEM SLICE[0,0] SLICE_X12Y15 |
INT INT_X9Y15 |
CLEL_R CLEL_R_X9Y15 SLICEL SLICE[0,0] SLICE_X13Y15 |
CLEL_L CLEL_L_X10Y15 SLICEL SLICE[0,0] SLICE_X14Y15 |
INT INT_X10Y15 |
CLEL_R CLEL_R_X10Y15 SLICEL SLICE[0,0] SLICE_X15Y15 |
CLEL_L CLEL_L_X11Y15 SLICEL SLICE[0,0] SLICE_X16Y15 |
INT INT_X11Y15 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y15 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
XIPHY_XIPHY_TERM_LEFT_FT XIPHY_XIPHY_TERM_LEFT_FT_X0Y0 |
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y14 |
INT INT_X0Y14 |
CLEL_R CLEL_R_X0Y14 SLICEL SLICE[0,0] SLICE_X0Y14 |
CLEM CLEM_X1Y14 SLICEM SLICE[0,0] SLICE_X1Y14 |
INT INT_X1Y14 |
CLEL_R CLEL_R_X1Y14 SLICEL SLICE[0,0] SLICE_X2Y14 |
BRAM BRAM_X2Y10 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y4 RAMB181 RAMB18[0,1] RAMB18_X0Y5 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y2 |
INT_INTF_L INT_INTF_L_X2Y14 |
INT INT_X2Y14 |
CLEL_R CLEL_R_X2Y14 SLICEL SLICE[0,0] SLICE_X3Y14 |
CLEM CLEM_X3Y14 SLICEM SLICE[0,0] SLICE_X4Y14 |
INT INT_X3Y14 |
INT_INTF_R INT_INTF_R_X3Y14 |
DSP DSP_X3Y10 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y4 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y5 |
CLEM CLEM_X4Y14 SLICEM SLICE[0,0] SLICE_X5Y14 |
INT INT_X4Y14 |
CLEL_R CLEL_R_X4Y14 SLICEL SLICE[0,0] SLICE_X6Y14 |
CLEL_L CLEL_L_X5Y14 SLICEL SLICE[0,0] SLICE_X7Y14 |
INT INT_X5Y14 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y14 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y14 |
INT INT_X6Y14 |
CLEL_R CLEL_R_X6Y14 SLICEL SLICE[0,0] SLICE_X8Y14 |
CLEL_L CLEL_L_X7Y14 SLICEL SLICE[0,0] SLICE_X9Y14 |
INT INT_X7Y14 |
CLEL_R CLEL_R_X7Y14 SLICEL SLICE[0,0] SLICE_X10Y14 |
BRAM BRAM_X8Y10 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y4 RAMB181 RAMB18[0,1] RAMB18_X1Y5 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y2 |
INT_INTF_L INT_INTF_L_X8Y14 |
INT INT_X8Y14 |
CLEL_R CLEL_R_X8Y14 SLICEL SLICE[0,0] SLICE_X11Y14 |
CLEM_R CLEM_R_X9Y14 SLICEM SLICE[0,0] SLICE_X12Y14 |
INT INT_X9Y14 |
CLEL_R CLEL_R_X9Y14 SLICEL SLICE[0,0] SLICE_X13Y14 |
CLEL_L CLEL_L_X10Y14 SLICEL SLICE[0,0] SLICE_X14Y14 |
INT INT_X10Y14 |
CLEL_R CLEL_R_X10Y14 SLICEL SLICE[0,0] SLICE_X15Y14 |
CLEL_L CLEL_L_X11Y14 SLICEL SLICE[0,0] SLICE_X16Y14 |
INT INT_X11Y14 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y14 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y13 |
INT INT_X0Y13 |
CLEL_R CLEL_R_X0Y13 SLICEL SLICE[0,0] SLICE_X0Y13 |
CLEM CLEM_X1Y13 SLICEM SLICE[0,0] SLICE_X1Y13 |
INT INT_X1Y13 |
CLEL_R CLEL_R_X1Y13 SLICEL SLICE[0,0] SLICE_X2Y13 |
INT_INTF_L INT_INTF_L_X2Y13 |
INT INT_X2Y13 |
CLEL_R CLEL_R_X2Y13 SLICEL SLICE[0,0] SLICE_X3Y13 |
CLEM CLEM_X3Y13 SLICEM SLICE[0,0] SLICE_X4Y13 |
INT INT_X3Y13 |
INT_INTF_R INT_INTF_R_X3Y13 |
CLEM CLEM_X4Y13 SLICEM SLICE[0,0] SLICE_X5Y13 |
INT INT_X4Y13 |
CLEL_R CLEL_R_X4Y13 SLICEL SLICE[0,0] SLICE_X6Y13 |
CLEL_L CLEL_L_X5Y13 SLICEL SLICE[0,0] SLICE_X7Y13 |
INT INT_X5Y13 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y13 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y13 |
INT INT_X6Y13 |
CLEL_R CLEL_R_X6Y13 SLICEL SLICE[0,0] SLICE_X8Y13 |
CLEL_L CLEL_L_X7Y13 SLICEL SLICE[0,0] SLICE_X9Y13 |
INT INT_X7Y13 |
CLEL_R CLEL_R_X7Y13 SLICEL SLICE[0,0] SLICE_X10Y13 |
INT_INTF_L INT_INTF_L_X8Y13 |
INT INT_X8Y13 |
CLEL_R CLEL_R_X8Y13 SLICEL SLICE[0,0] SLICE_X11Y13 |
CLEM_R CLEM_R_X9Y13 SLICEM SLICE[0,0] SLICE_X12Y13 |
INT INT_X9Y13 |
CLEL_R CLEL_R_X9Y13 SLICEL SLICE[0,0] SLICE_X13Y13 |
CLEL_L CLEL_L_X10Y13 SLICEL SLICE[0,0] SLICE_X14Y13 |
INT INT_X10Y13 |
CLEL_R CLEL_R_X10Y13 SLICEL SLICE[0,0] SLICE_X15Y13 |
CLEL_L CLEL_L_X11Y13 SLICEL SLICE[0,0] SLICE_X16Y13 |
INT INT_X11Y13 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y13 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y12 |
INT INT_X0Y12 |
CLEL_R CLEL_R_X0Y12 SLICEL SLICE[0,0] SLICE_X0Y12 |
CLEM CLEM_X1Y12 SLICEM SLICE[0,0] SLICE_X1Y12 |
INT INT_X1Y12 |
CLEL_R CLEL_R_X1Y12 SLICEL SLICE[0,0] SLICE_X2Y12 |
INT_INTF_L INT_INTF_L_X2Y12 |
INT INT_X2Y12 |
CLEL_R CLEL_R_X2Y12 SLICEL SLICE[0,0] SLICE_X3Y12 |
CLEM CLEM_X3Y12 SLICEM SLICE[0,0] SLICE_X4Y12 |
INT INT_X3Y12 |
INT_INTF_R INT_INTF_R_X3Y12 |
CLEM CLEM_X4Y12 SLICEM SLICE[0,0] SLICE_X5Y12 |
INT INT_X4Y12 |
CLEL_R CLEL_R_X4Y12 SLICEL SLICE[0,0] SLICE_X6Y12 |
CLEL_L CLEL_L_X5Y12 SLICEL SLICE[0,0] SLICE_X7Y12 |
INT INT_X5Y12 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y12 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y12 |
INT INT_X6Y12 |
CLEL_R CLEL_R_X6Y12 SLICEL SLICE[0,0] SLICE_X8Y12 |
CLEL_L CLEL_L_X7Y12 SLICEL SLICE[0,0] SLICE_X9Y12 |
INT INT_X7Y12 |
CLEL_R CLEL_R_X7Y12 SLICEL SLICE[0,0] SLICE_X10Y12 |
INT_INTF_L INT_INTF_L_X8Y12 |
INT INT_X8Y12 |
CLEL_R CLEL_R_X8Y12 SLICEL SLICE[0,0] SLICE_X11Y12 |
CLEM_R CLEM_R_X9Y12 SLICEM SLICE[0,0] SLICE_X12Y12 |
INT INT_X9Y12 |
CLEL_R CLEL_R_X9Y12 SLICEL SLICE[0,0] SLICE_X13Y12 |
CLEL_L CLEL_L_X10Y12 SLICEL SLICE[0,0] SLICE_X14Y12 |
INT INT_X10Y12 |
CLEL_R CLEL_R_X10Y12 SLICEL SLICE[0,0] SLICE_X15Y12 |
CLEL_L CLEL_L_X11Y12 SLICEL SLICE[0,0] SLICE_X16Y12 |
INT INT_X11Y12 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y12 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y11 |
INT INT_X0Y11 |
CLEL_R CLEL_R_X0Y11 SLICEL SLICE[0,0] SLICE_X0Y11 |
CLEM CLEM_X1Y11 SLICEM SLICE[0,0] SLICE_X1Y11 |
INT INT_X1Y11 |
CLEL_R CLEL_R_X1Y11 SLICEL SLICE[0,0] SLICE_X2Y11 |
INT_INTF_L INT_INTF_L_X2Y11 |
INT INT_X2Y11 |
CLEL_R CLEL_R_X2Y11 SLICEL SLICE[0,0] SLICE_X3Y11 |
CLEM CLEM_X3Y11 SLICEM SLICE[0,0] SLICE_X4Y11 |
INT INT_X3Y11 |
INT_INTF_R INT_INTF_R_X3Y11 |
CLEM CLEM_X4Y11 SLICEM SLICE[0,0] SLICE_X5Y11 |
INT INT_X4Y11 |
CLEL_R CLEL_R_X4Y11 SLICEL SLICE[0,0] SLICE_X6Y11 |
CLEL_L CLEL_L_X5Y11 SLICEL SLICE[0,0] SLICE_X7Y11 |
INT INT_X5Y11 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y11 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y11 |
INT INT_X6Y11 |
CLEL_R CLEL_R_X6Y11 SLICEL SLICE[0,0] SLICE_X8Y11 |
CLEL_L CLEL_L_X7Y11 SLICEL SLICE[0,0] SLICE_X9Y11 |
INT INT_X7Y11 |
CLEL_R CLEL_R_X7Y11 SLICEL SLICE[0,0] SLICE_X10Y11 |
INT_INTF_L INT_INTF_L_X8Y11 |
INT INT_X8Y11 |
CLEL_R CLEL_R_X8Y11 SLICEL SLICE[0,0] SLICE_X11Y11 |
CLEM_R CLEM_R_X9Y11 SLICEM SLICE[0,0] SLICE_X12Y11 |
INT INT_X9Y11 |
CLEL_R CLEL_R_X9Y11 SLICEL SLICE[0,0] SLICE_X13Y11 |
CLEL_L CLEL_L_X10Y11 SLICEL SLICE[0,0] SLICE_X14Y11 |
INT INT_X10Y11 |
CLEL_R CLEL_R_X10Y11 SLICEL SLICE[0,0] SLICE_X15Y11 |
CLEL_L CLEL_L_X11Y11 SLICEL SLICE[0,0] SLICE_X16Y11 |
INT INT_X11Y11 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y11 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y10 |
INT INT_X0Y10 |
CLEL_R CLEL_R_X0Y10 SLICEL SLICE[0,0] SLICE_X0Y10 |
CLEM CLEM_X1Y10 SLICEM SLICE[0,0] SLICE_X1Y10 |
INT INT_X1Y10 |
CLEL_R CLEL_R_X1Y10 SLICEL SLICE[0,0] SLICE_X2Y10 |
INT_INTF_L INT_INTF_L_X2Y10 |
INT INT_X2Y10 |
CLEL_R CLEL_R_X2Y10 SLICEL SLICE[0,0] SLICE_X3Y10 |
CLEM CLEM_X3Y10 SLICEM SLICE[0,0] SLICE_X4Y10 |
INT INT_X3Y10 |
INT_INTF_R INT_INTF_R_X3Y10 |
CLEM CLEM_X4Y10 SLICEM SLICE[0,0] SLICE_X5Y10 |
INT INT_X4Y10 |
CLEL_R CLEL_R_X4Y10 SLICEL SLICE[0,0] SLICE_X6Y10 |
CLEL_L CLEL_L_X5Y10 SLICEL SLICE[0,0] SLICE_X7Y10 |
INT INT_X5Y10 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y10 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y10 |
INT INT_X6Y10 |
CLEL_R CLEL_R_X6Y10 SLICEL SLICE[0,0] SLICE_X8Y10 |
CLEL_L CLEL_L_X7Y10 SLICEL SLICE[0,0] SLICE_X9Y10 |
INT INT_X7Y10 |
CLEL_R CLEL_R_X7Y10 SLICEL SLICE[0,0] SLICE_X10Y10 |
INT_INTF_L INT_INTF_L_X8Y10 |
INT INT_X8Y10 |
CLEL_R CLEL_R_X8Y10 SLICEL SLICE[0,0] SLICE_X11Y10 |
CLEM_R CLEM_R_X9Y10 SLICEM SLICE[0,0] SLICE_X12Y10 |
INT INT_X9Y10 |
CLEL_R CLEL_R_X9Y10 SLICEL SLICE[0,0] SLICE_X13Y10 |
CLEL_L CLEL_L_X10Y10 SLICEL SLICE[0,0] SLICE_X14Y10 |
INT INT_X10Y10 |
CLEL_R CLEL_R_X10Y10 SLICEL SLICE[0,0] SLICE_X15Y10 |
CLEL_L CLEL_L_X11Y10 SLICEL SLICE[0,0] SLICE_X16Y10 |
INT INT_X11Y10 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y10 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y9 |
INT INT_X0Y9 |
CLEL_R CLEL_R_X0Y9 SLICEL SLICE[0,0] SLICE_X0Y9 |
CLEM CLEM_X1Y9 SLICEM SLICE[0,0] SLICE_X1Y9 |
INT INT_X1Y9 |
CLEL_R CLEL_R_X1Y9 SLICEL SLICE[0,0] SLICE_X2Y9 |
BRAM BRAM_X2Y5 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y2 RAMB181 RAMB18[0,1] RAMB18_X0Y3 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y1 |
INT_INTF_L INT_INTF_L_X2Y9 |
INT INT_X2Y9 |
CLEL_R CLEL_R_X2Y9 SLICEL SLICE[0,0] SLICE_X3Y9 |
CLEM CLEM_X3Y9 SLICEM SLICE[0,0] SLICE_X4Y9 |
INT INT_X3Y9 |
INT_INTF_R INT_INTF_R_X3Y9 |
DSP DSP_X3Y5 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y2 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y3 |
CLEM CLEM_X4Y9 SLICEM SLICE[0,0] SLICE_X5Y9 |
INT INT_X4Y9 |
CLEL_R CLEL_R_X4Y9 SLICEL SLICE[0,0] SLICE_X6Y9 |
CLEL_L CLEL_L_X5Y9 SLICEL SLICE[0,0] SLICE_X7Y9 |
INT INT_X5Y9 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y9 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y9 |
INT INT_X6Y9 |
CLEL_R CLEL_R_X6Y9 SLICEL SLICE[0,0] SLICE_X8Y9 |
CLEL_L CLEL_L_X7Y9 SLICEL SLICE[0,0] SLICE_X9Y9 |
INT INT_X7Y9 |
CLEL_R CLEL_R_X7Y9 SLICEL SLICE[0,0] SLICE_X10Y9 |
BRAM BRAM_X8Y5 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y2 RAMB181 RAMB18[0,1] RAMB18_X1Y3 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y1 |
INT_INTF_L INT_INTF_L_X8Y9 |
INT INT_X8Y9 |
CLEL_R CLEL_R_X8Y9 SLICEL SLICE[0,0] SLICE_X11Y9 |
CLEM_R CLEM_R_X9Y9 SLICEM SLICE[0,0] SLICE_X12Y9 |
INT INT_X9Y9 |
CLEL_R CLEL_R_X9Y9 SLICEL SLICE[0,0] SLICE_X13Y9 |
CLEL_L CLEL_L_X10Y9 SLICEL SLICE[0,0] SLICE_X14Y9 |
INT INT_X10Y9 |
CLEL_R CLEL_R_X10Y9 SLICEL SLICE[0,0] SLICE_X15Y9 |
CLEL_L CLEL_L_X11Y9 SLICEL SLICE[0,0] SLICE_X16Y9 |
INT INT_X11Y9 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y9 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y8 |
INT INT_X0Y8 |
CLEL_R CLEL_R_X0Y8 SLICEL SLICE[0,0] SLICE_X0Y8 |
CLEM CLEM_X1Y8 SLICEM SLICE[0,0] SLICE_X1Y8 |
INT INT_X1Y8 |
CLEL_R CLEL_R_X1Y8 SLICEL SLICE[0,0] SLICE_X2Y8 |
INT_INTF_L INT_INTF_L_X2Y8 |
INT INT_X2Y8 |
CLEL_R CLEL_R_X2Y8 SLICEL SLICE[0,0] SLICE_X3Y8 |
CLEM CLEM_X3Y8 SLICEM SLICE[0,0] SLICE_X4Y8 |
INT INT_X3Y8 |
INT_INTF_R INT_INTF_R_X3Y8 |
CLEM CLEM_X4Y8 SLICEM SLICE[0,0] SLICE_X5Y8 |
INT INT_X4Y8 |
CLEL_R CLEL_R_X4Y8 SLICEL SLICE[0,0] SLICE_X6Y8 |
CLEL_L CLEL_L_X5Y8 SLICEL SLICE[0,0] SLICE_X7Y8 |
INT INT_X5Y8 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y8 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y8 |
INT INT_X6Y8 |
CLEL_R CLEL_R_X6Y8 SLICEL SLICE[0,0] SLICE_X8Y8 |
CLEL_L CLEL_L_X7Y8 SLICEL SLICE[0,0] SLICE_X9Y8 |
INT INT_X7Y8 |
CLEL_R CLEL_R_X7Y8 SLICEL SLICE[0,0] SLICE_X10Y8 |
INT_INTF_L INT_INTF_L_X8Y8 |
INT INT_X8Y8 |
CLEL_R CLEL_R_X8Y8 SLICEL SLICE[0,0] SLICE_X11Y8 |
CLEM_R CLEM_R_X9Y8 SLICEM SLICE[0,0] SLICE_X12Y8 |
INT INT_X9Y8 |
CLEL_R CLEL_R_X9Y8 SLICEL SLICE[0,0] SLICE_X13Y8 |
CLEL_L CLEL_L_X10Y8 SLICEL SLICE[0,0] SLICE_X14Y8 |
INT INT_X10Y8 |
CLEL_R CLEL_R_X10Y8 SLICEL SLICE[0,0] SLICE_X15Y8 |
CLEL_L CLEL_L_X11Y8 SLICEL SLICE[0,0] SLICE_X16Y8 |
INT INT_X11Y8 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y8 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y7 |
INT INT_X0Y7 |
CLEL_R CLEL_R_X0Y7 SLICEL SLICE[0,0] SLICE_X0Y7 |
CLEM CLEM_X1Y7 SLICEM SLICE[0,0] SLICE_X1Y7 |
INT INT_X1Y7 |
CLEL_R CLEL_R_X1Y7 SLICEL SLICE[0,0] SLICE_X2Y7 |
INT_INTF_L INT_INTF_L_X2Y7 |
INT INT_X2Y7 |
CLEL_R CLEL_R_X2Y7 SLICEL SLICE[0,0] SLICE_X3Y7 |
CLEM CLEM_X3Y7 SLICEM SLICE[0,0] SLICE_X4Y7 |
INT INT_X3Y7 |
INT_INTF_R INT_INTF_R_X3Y7 |
CLEM CLEM_X4Y7 SLICEM SLICE[0,0] SLICE_X5Y7 |
INT INT_X4Y7 |
CLEL_R CLEL_R_X4Y7 SLICEL SLICE[0,0] SLICE_X6Y7 |
CLEL_L CLEL_L_X5Y7 SLICEL SLICE[0,0] SLICE_X7Y7 |
INT INT_X5Y7 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y7 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y7 |
INT INT_X6Y7 |
CLEL_R CLEL_R_X6Y7 SLICEL SLICE[0,0] SLICE_X8Y7 |
CLEL_L CLEL_L_X7Y7 SLICEL SLICE[0,0] SLICE_X9Y7 |
INT INT_X7Y7 |
CLEL_R CLEL_R_X7Y7 SLICEL SLICE[0,0] SLICE_X10Y7 |
INT_INTF_L INT_INTF_L_X8Y7 |
INT INT_X8Y7 |
CLEL_R CLEL_R_X8Y7 SLICEL SLICE[0,0] SLICE_X11Y7 |
CLEM_R CLEM_R_X9Y7 SLICEM SLICE[0,0] SLICE_X12Y7 |
INT INT_X9Y7 |
CLEL_R CLEL_R_X9Y7 SLICEL SLICE[0,0] SLICE_X13Y7 |
CLEL_L CLEL_L_X10Y7 SLICEL SLICE[0,0] SLICE_X14Y7 |
INT INT_X10Y7 |
CLEL_R CLEL_R_X10Y7 SLICEL SLICE[0,0] SLICE_X15Y7 |
CLEL_L CLEL_L_X11Y7 SLICEL SLICE[0,0] SLICE_X16Y7 |
INT INT_X11Y7 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y7 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y6 |
INT INT_X0Y6 |
CLEL_R CLEL_R_X0Y6 SLICEL SLICE[0,0] SLICE_X0Y6 |
CLEM CLEM_X1Y6 SLICEM SLICE[0,0] SLICE_X1Y6 |
INT INT_X1Y6 |
CLEL_R CLEL_R_X1Y6 SLICEL SLICE[0,0] SLICE_X2Y6 |
INT_INTF_L INT_INTF_L_X2Y6 |
INT INT_X2Y6 |
CLEL_R CLEL_R_X2Y6 SLICEL SLICE[0,0] SLICE_X3Y6 |
CLEM CLEM_X3Y6 SLICEM SLICE[0,0] SLICE_X4Y6 |
INT INT_X3Y6 |
INT_INTF_R INT_INTF_R_X3Y6 |
CLEM CLEM_X4Y6 SLICEM SLICE[0,0] SLICE_X5Y6 |
INT INT_X4Y6 |
CLEL_R CLEL_R_X4Y6 SLICEL SLICE[0,0] SLICE_X6Y6 |
CLEL_L CLEL_L_X5Y6 SLICEL SLICE[0,0] SLICE_X7Y6 |
INT INT_X5Y6 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y6 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y6 |
INT INT_X6Y6 |
CLEL_R CLEL_R_X6Y6 SLICEL SLICE[0,0] SLICE_X8Y6 |
CLEL_L CLEL_L_X7Y6 SLICEL SLICE[0,0] SLICE_X9Y6 |
INT INT_X7Y6 |
CLEL_R CLEL_R_X7Y6 SLICEL SLICE[0,0] SLICE_X10Y6 |
INT_INTF_L INT_INTF_L_X8Y6 |
INT INT_X8Y6 |
CLEL_R CLEL_R_X8Y6 SLICEL SLICE[0,0] SLICE_X11Y6 |
CLEM_R CLEM_R_X9Y6 SLICEM SLICE[0,0] SLICE_X12Y6 |
INT INT_X9Y6 |
CLEL_R CLEL_R_X9Y6 SLICEL SLICE[0,0] SLICE_X13Y6 |
CLEL_L CLEL_L_X10Y6 SLICEL SLICE[0,0] SLICE_X14Y6 |
INT INT_X10Y6 |
CLEL_R CLEL_R_X10Y6 SLICEL SLICE[0,0] SLICE_X15Y6 |
CLEL_L CLEL_L_X11Y6 SLICEL SLICE[0,0] SLICE_X16Y6 |
INT INT_X11Y6 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y6 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y5 |
INT INT_X0Y5 |
CLEL_R CLEL_R_X0Y5 SLICEL SLICE[0,0] SLICE_X0Y5 |
CLEM CLEM_X1Y5 SLICEM SLICE[0,0] SLICE_X1Y5 |
INT INT_X1Y5 |
CLEL_R CLEL_R_X1Y5 SLICEL SLICE[0,0] SLICE_X2Y5 |
INT_INTF_L INT_INTF_L_X2Y5 |
INT INT_X2Y5 |
CLEL_R CLEL_R_X2Y5 SLICEL SLICE[0,0] SLICE_X3Y5 |
CLEM CLEM_X3Y5 SLICEM SLICE[0,0] SLICE_X4Y5 |
INT INT_X3Y5 |
INT_INTF_R INT_INTF_R_X3Y5 |
CLEM CLEM_X4Y5 SLICEM SLICE[0,0] SLICE_X5Y5 |
INT INT_X4Y5 |
CLEL_R CLEL_R_X4Y5 SLICEL SLICE[0,0] SLICE_X6Y5 |
CLEL_L CLEL_L_X5Y5 SLICEL SLICE[0,0] SLICE_X7Y5 |
INT INT_X5Y5 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y5 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y5 |
INT INT_X6Y5 |
CLEL_R CLEL_R_X6Y5 SLICEL SLICE[0,0] SLICE_X8Y5 |
CLEL_L CLEL_L_X7Y5 SLICEL SLICE[0,0] SLICE_X9Y5 |
INT INT_X7Y5 |
CLEL_R CLEL_R_X7Y5 SLICEL SLICE[0,0] SLICE_X10Y5 |
INT_INTF_L INT_INTF_L_X8Y5 |
INT INT_X8Y5 |
CLEL_R CLEL_R_X8Y5 SLICEL SLICE[0,0] SLICE_X11Y5 |
CLEM_R CLEM_R_X9Y5 SLICEM SLICE[0,0] SLICE_X12Y5 |
INT INT_X9Y5 |
CLEL_R CLEL_R_X9Y5 SLICEL SLICE[0,0] SLICE_X13Y5 |
CLEL_L CLEL_L_X10Y5 SLICEL SLICE[0,0] SLICE_X14Y5 |
INT INT_X10Y5 |
CLEL_R CLEL_R_X10Y5 SLICEL SLICE[0,0] SLICE_X15Y5 |
CLEL_L CLEL_L_X11Y5 SLICEL SLICE[0,0] SLICE_X16Y5 |
INT INT_X11Y5 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y5 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y4 |
INT INT_X0Y4 |
CLEL_R CLEL_R_X0Y4 SLICEL SLICE[0,0] SLICE_X0Y4 |
CLEM CLEM_X1Y4 SLICEM SLICE[0,0] SLICE_X1Y4 |
INT INT_X1Y4 |
CLEL_R CLEL_R_X1Y4 SLICEL SLICE[0,0] SLICE_X2Y4 |
BRAM BRAM_X2Y0 RAMBFIFO18 RAMB18[0,0] RAMB18_X0Y0 RAMB181 RAMB18[0,1] RAMB18_X0Y1 RAMBFIFO36 RAMB36[0,0] RAMB36_X0Y0 |
INT_INTF_L INT_INTF_L_X2Y4 |
INT INT_X2Y4 |
CLEL_R CLEL_R_X2Y4 SLICEL SLICE[0,0] SLICE_X3Y4 |
CLEM CLEM_X3Y4 SLICEM SLICE[0,0] SLICE_X4Y4 |
INT INT_X3Y4 |
INT_INTF_R INT_INTF_R_X3Y4 |
DSP DSP_X3Y0 DSP48E2 DSP48E2[0,0] DSP48E2_X0Y0 DSP48E2 DSP48E2[0,1] DSP48E2_X0Y1 |
CLEM CLEM_X4Y4 SLICEM SLICE[0,0] SLICE_X5Y4 |
INT INT_X4Y4 |
CLEL_R CLEL_R_X4Y4 SLICEL SLICE[0,0] SLICE_X6Y4 |
CLEL_L CLEL_L_X5Y4 SLICEL SLICE[0,0] SLICE_X7Y4 |
INT INT_X5Y4 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y4 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y4 |
INT INT_X6Y4 |
CLEL_R CLEL_R_X6Y4 SLICEL SLICE[0,0] SLICE_X8Y4 |
CLEL_L CLEL_L_X7Y4 SLICEL SLICE[0,0] SLICE_X9Y4 |
INT INT_X7Y4 |
CLEL_R CLEL_R_X7Y4 SLICEL SLICE[0,0] SLICE_X10Y4 |
BRAM BRAM_X8Y0 RAMBFIFO18 RAMB18[0,0] RAMB18_X1Y0 RAMB181 RAMB18[0,1] RAMB18_X1Y1 RAMBFIFO36 RAMB36[0,0] RAMB36_X1Y0 |
INT_INTF_L INT_INTF_L_X8Y4 |
INT INT_X8Y4 |
CLEL_R CLEL_R_X8Y4 SLICEL SLICE[0,0] SLICE_X11Y4 |
CLEM_R CLEM_R_X9Y4 SLICEM SLICE[0,0] SLICE_X12Y4 |
INT INT_X9Y4 |
CLEL_R CLEL_R_X9Y4 SLICEL SLICE[0,0] SLICE_X13Y4 |
CLEL_L CLEL_L_X10Y4 SLICEL SLICE[0,0] SLICE_X14Y4 |
INT INT_X10Y4 |
CLEL_R CLEL_R_X10Y4 SLICEL SLICE[0,0] SLICE_X15Y4 |
CLEL_L CLEL_L_X11Y4 SLICEL SLICE[0,0] SLICE_X16Y4 |
INT INT_X11Y4 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y4 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y3 |
INT INT_X0Y3 |
CLEL_R CLEL_R_X0Y3 SLICEL SLICE[0,0] SLICE_X0Y3 |
CLEM CLEM_X1Y3 SLICEM SLICE[0,0] SLICE_X1Y3 |
INT INT_X1Y3 |
CLEL_R CLEL_R_X1Y3 SLICEL SLICE[0,0] SLICE_X2Y3 |
INT_INTF_L INT_INTF_L_X2Y3 |
INT INT_X2Y3 |
CLEL_R CLEL_R_X2Y3 SLICEL SLICE[0,0] SLICE_X3Y3 |
CLEM CLEM_X3Y3 SLICEM SLICE[0,0] SLICE_X4Y3 |
INT INT_X3Y3 |
INT_INTF_R INT_INTF_R_X3Y3 |
CLEM CLEM_X4Y3 SLICEM SLICE[0,0] SLICE_X5Y3 |
INT INT_X4Y3 |
CLEL_R CLEL_R_X4Y3 SLICEL SLICE[0,0] SLICE_X6Y3 |
CLEL_L CLEL_L_X5Y3 SLICEL SLICE[0,0] SLICE_X7Y3 |
INT INT_X5Y3 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y3 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y3 |
INT INT_X6Y3 |
CLEL_R CLEL_R_X6Y3 SLICEL SLICE[0,0] SLICE_X8Y3 |
CLEL_L CLEL_L_X7Y3 SLICEL SLICE[0,0] SLICE_X9Y3 |
INT INT_X7Y3 |
CLEL_R CLEL_R_X7Y3 SLICEL SLICE[0,0] SLICE_X10Y3 |
INT_INTF_L INT_INTF_L_X8Y3 |
INT INT_X8Y3 |
CLEL_R CLEL_R_X8Y3 SLICEL SLICE[0,0] SLICE_X11Y3 |
CLEM_R CLEM_R_X9Y3 SLICEM SLICE[0,0] SLICE_X12Y3 |
INT INT_X9Y3 |
CLEL_R CLEL_R_X9Y3 SLICEL SLICE[0,0] SLICE_X13Y3 |
CLEL_L CLEL_L_X10Y3 SLICEL SLICE[0,0] SLICE_X14Y3 |
INT INT_X10Y3 |
CLEL_R CLEL_R_X10Y3 SLICEL SLICE[0,0] SLICE_X15Y3 |
CLEL_L CLEL_L_X11Y3 SLICEL SLICE[0,0] SLICE_X16Y3 |
INT INT_X11Y3 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y3 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y2 |
INT INT_X0Y2 |
CLEL_R CLEL_R_X0Y2 SLICEL SLICE[0,0] SLICE_X0Y2 |
CLEM CLEM_X1Y2 SLICEM SLICE[0,0] SLICE_X1Y2 |
INT INT_X1Y2 |
CLEL_R CLEL_R_X1Y2 SLICEL SLICE[0,0] SLICE_X2Y2 |
INT_INTF_L INT_INTF_L_X2Y2 |
INT INT_X2Y2 |
CLEL_R CLEL_R_X2Y2 SLICEL SLICE[0,0] SLICE_X3Y2 |
CLEM CLEM_X3Y2 SLICEM SLICE[0,0] SLICE_X4Y2 |
INT INT_X3Y2 |
INT_INTF_R INT_INTF_R_X3Y2 |
CLEM CLEM_X4Y2 SLICEM SLICE[0,0] SLICE_X5Y2 |
INT INT_X4Y2 |
CLEL_R CLEL_R_X4Y2 SLICEL SLICE[0,0] SLICE_X6Y2 |
CLEL_L CLEL_L_X5Y2 SLICEL SLICE[0,0] SLICE_X7Y2 |
INT INT_X5Y2 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y2 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y2 |
INT INT_X6Y2 |
CLEL_R CLEL_R_X6Y2 SLICEL SLICE[0,0] SLICE_X8Y2 |
CLEL_L CLEL_L_X7Y2 SLICEL SLICE[0,0] SLICE_X9Y2 |
INT INT_X7Y2 |
CLEL_R CLEL_R_X7Y2 SLICEL SLICE[0,0] SLICE_X10Y2 |
INT_INTF_L INT_INTF_L_X8Y2 |
INT INT_X8Y2 |
CLEL_R CLEL_R_X8Y2 SLICEL SLICE[0,0] SLICE_X11Y2 |
CLEM_R CLEM_R_X9Y2 SLICEM SLICE[0,0] SLICE_X12Y2 |
INT INT_X9Y2 |
CLEL_R CLEL_R_X9Y2 SLICEL SLICE[0,0] SLICE_X13Y2 |
CLEL_L CLEL_L_X10Y2 SLICEL SLICE[0,0] SLICE_X14Y2 |
INT INT_X10Y2 |
CLEL_R CLEL_R_X10Y2 SLICEL SLICE[0,0] SLICE_X15Y2 |
CLEL_L CLEL_L_X11Y2 SLICEL SLICE[0,0] SLICE_X16Y2 |
INT INT_X11Y2 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y2 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y1 |
INT INT_X0Y1 |
CLEL_R CLEL_R_X0Y1 SLICEL SLICE[0,0] SLICE_X0Y1 |
CLEM CLEM_X1Y1 SLICEM SLICE[0,0] SLICE_X1Y1 |
INT INT_X1Y1 |
CLEL_R CLEL_R_X1Y1 SLICEL SLICE[0,0] SLICE_X2Y1 |
INT_INTF_L INT_INTF_L_X2Y1 |
INT INT_X2Y1 |
CLEL_R CLEL_R_X2Y1 SLICEL SLICE[0,0] SLICE_X3Y1 |
CLEM CLEM_X3Y1 SLICEM SLICE[0,0] SLICE_X4Y1 |
INT INT_X3Y1 |
INT_INTF_R INT_INTF_R_X3Y1 |
CLEM CLEM_X4Y1 SLICEM SLICE[0,0] SLICE_X5Y1 |
INT INT_X4Y1 |
CLEL_R CLEL_R_X4Y1 SLICEL SLICE[0,0] SLICE_X6Y1 |
CLEL_L CLEL_L_X5Y1 SLICEL SLICE[0,0] SLICE_X7Y1 |
INT INT_X5Y1 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y1 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y1 |
INT INT_X6Y1 |
CLEL_R CLEL_R_X6Y1 SLICEL SLICE[0,0] SLICE_X8Y1 |
CLEL_L CLEL_L_X7Y1 SLICEL SLICE[0,0] SLICE_X9Y1 |
INT INT_X7Y1 |
CLEL_R CLEL_R_X7Y1 SLICEL SLICE[0,0] SLICE_X10Y1 |
INT_INTF_L INT_INTF_L_X8Y1 |
INT INT_X8Y1 |
CLEL_R CLEL_R_X8Y1 SLICEL SLICE[0,0] SLICE_X11Y1 |
CLEM_R CLEM_R_X9Y1 SLICEM SLICE[0,0] SLICE_X12Y1 |
INT INT_X9Y1 |
CLEL_R CLEL_R_X9Y1 SLICEL SLICE[0,0] SLICE_X13Y1 |
CLEL_L CLEL_L_X10Y1 SLICEL SLICE[0,0] SLICE_X14Y1 |
INT INT_X10Y1 |
CLEL_R CLEL_R_X10Y1 SLICEL SLICE[0,0] SLICE_X15Y1 |
CLEL_L CLEL_L_X11Y1 SLICEL SLICE[0,0] SLICE_X16Y1 |
INT INT_X11Y1 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y1 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
INT_INTF_LEFT_TERM_IO_FT INT_INTF_LEFT_TERM_IO_FT_X0Y0 |
INT INT_X0Y0 |
CLEL_R CLEL_R_X0Y0 SLICEL SLICE[0,0] SLICE_X0Y0 |
CLEM CLEM_X1Y0 SLICEM SLICE[0,0] SLICE_X1Y0 |
INT INT_X1Y0 |
CLEL_R CLEL_R_X1Y0 SLICEL SLICE[0,0] SLICE_X2Y0 |
INT_INTF_L INT_INTF_L_X2Y0 |
INT INT_X2Y0 |
CLEL_R CLEL_R_X2Y0 SLICEL SLICE[0,0] SLICE_X3Y0 |
CLEM CLEM_X3Y0 SLICEM SLICE[0,0] SLICE_X4Y0 |
INT INT_X3Y0 |
INT_INTF_R INT_INTF_R_X3Y0 |
CLEM CLEM_X4Y0 SLICEM SLICE[0,0] SLICE_X5Y0 |
INT INT_X4Y0 |
CLEL_R CLEL_R_X4Y0 SLICEL SLICE[0,0] SLICE_X6Y0 |
CLEL_L CLEL_L_X5Y0 SLICEL SLICE[0,0] SLICE_X7Y0 |
INT INT_X5Y0 |
INT_INTF_R_PCIE4 INT_INTF_R_PCIE4_X5Y0 |
INT_INTF_L_PCIE4 INT_INTF_L_PCIE4_X6Y0 |
INT INT_X6Y0 |
CLEL_R CLEL_R_X6Y0 SLICEL SLICE[0,0] SLICE_X8Y0 |
CLEL_L CLEL_L_X7Y0 SLICEL SLICE[0,0] SLICE_X9Y0 |
INT INT_X7Y0 |
CLEL_R CLEL_R_X7Y0 SLICEL SLICE[0,0] SLICE_X10Y0 |
INT_INTF_L INT_INTF_L_X8Y0 |
INT INT_X8Y0 |
CLEL_R CLEL_R_X8Y0 SLICEL SLICE[0,0] SLICE_X11Y0 |
CLEM_R CLEM_R_X9Y0 SLICEM SLICE[0,0] SLICE_X12Y0 |
INT INT_X9Y0 |
CLEL_R CLEL_R_X9Y0 SLICEL SLICE[0,0] SLICE_X13Y0 |
CLEL_L CLEL_L_X10Y0 SLICEL SLICE[0,0] SLICE_X14Y0 |
INT INT_X10Y0 |
CLEL_R CLEL_R_X10Y0 SLICEL SLICE[0,0] SLICE_X15Y0 |
CLEL_L CLEL_L_X11Y0 SLICEL SLICE[0,0] SLICE_X16Y0 |
INT INT_X11Y0 |
INT_INTF_RIGHT_TERM_HDIO_FT INT_INTF_RIGHT_TERM_HDIO_FT_X11Y0 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
HPIO_HDIOL_FILL_TERM_B_FT HPIO_HDIOL_FILL_TERM_B_FT_X0Y0 |
HDIOLC_HDIOL_LEFT_TERM_B_FT HDIOLC_HDIOL_LEFT_TERM_B_FT_X0Y0 |
CFRM_CBRK_L_TERM_B CFRM_CBRK_L_TERM_B_X0Y0 |
CFG_M12BUF_TERM_B_L CFG_M12BUF_TERM_B_L_X0Y0 |
XIPHY_XIPHY_TERM_LEFT_TERM_B_FT XIPHY_XIPHY_TERM_LEFT_TERM_B_FT_X0Y0 |
CMT_L_TERM_B CMT_L_TERM_B_X0Y0 |
INT_INTF_LEFT_TERM_IO_TERM_B_FT INT_INTF_LEFT_TERM_IO_TERM_B_FT_X0Y0 |
INT_TERM_B INT_TERM_B_X0Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X0Y0 |
CFRM_CBRK_L_TERM_B CFRM_CBRK_L_TERM_B_1_X0Y0 |
CFG_M12BUF_TERM_B_L CFG_M12BUF_TERM_B_L_X1Y0 |
CLEM_TERM_B CLEM_TERM_B_X1Y0 |
INT_TERM_B INT_TERM_B_X1Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X1Y0 |
BRAM_TERM_B BRAM_TERM_B_X2Y0 |
INT_INTF_L_TERM_B INT_INTF_L_TERM_B_X2Y0 |
INT_TERM_B INT_TERM_B_X2Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X2Y0 |
CFRM_CBRK_L_TERM_B CFRM_CBRK_L_TERM_B_X2Y0 |
CFG_M12BUF_TERM_B_L CFG_M12BUF_TERM_B_L_X3Y0 |
CLEM_TERM_B CLEM_TERM_B_X3Y0 |
INT_TERM_B INT_TERM_B_X3Y0 |
INT_INTF_R_TERM_B INT_INTF_R_TERM_B_X3Y0 |
DSP_TERM_B DSP_TERM_B_X3Y0 |
CLEM_TERM_B CLEM_TERM_B_X4Y0 |
INT_TERM_B INT_TERM_B_X4Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X4Y0 |
CLEL_L_TERM_B CLEL_L_TERM_B_X5Y0 |
INT_TERM_B INT_TERM_B_X5Y0 |
INT_INTF_R_PCIE4_TERM_B INT_INTF_R_PCIE4_TERM_B_X5Y0 |
CFRM_CBRK_L_TERM_B CFRM_CBRK_L_TERM_B_X5Y0 |
CFG_M12BUF_TERM_B_L CFG_M12BUF_TERM_B_L_X5Y0 |
CSEC_CONFIG_TERM_B_FT CSEC_CONFIG_TERM_B_FT_X5Y0 |
CFRM_TERM_B CFRM_TERM_B_X6Y0 |
INT_INTF_L_PCIE4_TERM_B INT_INTF_L_PCIE4_TERM_B_X6Y0 |
INT_TERM_B INT_TERM_B_X6Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X6Y0 |
CLEL_L_TERM_B CLEL_L_TERM_B_X7Y0 |
INT_TERM_B INT_TERM_B_X7Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X7Y0 |
BRAM_TERM_B BRAM_TERM_B_X8Y0 |
INT_INTF_L_TERM_B INT_INTF_L_TERM_B_X8Y0 |
INT_TERM_B INT_TERM_B_X8Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X8Y0 |
CFG_M12BUF_TERM_B_R CFG_M12BUF_TERM_B_R_X8Y0 |
CFRM_CBRK_R_TERM_B CFRM_CBRK_R_TERM_B_X9Y0 |
CLEM_TERM_B CLEM_TERM_B_X9Y0 |
INT_TERM_B INT_TERM_B_X9Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X9Y0 |
CLEL_L_TERM_B CLEL_L_TERM_B_X10Y0 |
INT_TERM_B INT_TERM_B_X10Y0 |
CLEL_R_TERM_B CLEL_R_TERM_B_X10Y0 |
CLEL_L_TERM_B CLEL_L_TERM_B_X11Y0 |
INT_TERM_B INT_TERM_B_X11Y0 |
INT_INTF_RIGHT_TERM_HDIO_TERM_B_FT INT_INTF_RIGHT_TERM_HDIO_TERM_B_FT_X11Y0 |
CFG_M12BUF_TERM_B_R CFG_M12BUF_TERM_B_R_X11Y0 |
CFRM_CBRK_R_TERM_B CFRM_CBRK_R_TERM_B_X11Y0 |
HDIOLC_HDIOL_RIGHT_TERM_B_FT HDIOLC_HDIOL_RIGHT_TERM_B_FT_X11Y0 |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||