

# MAX 10 External Memory Interface User Guide



Subscribe



Send Feedback

Last updated for Quartus Prime Design Suite: 16.1

**UG-M10EMI**  
2017.02.21

101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)



# Contents

<b>MAX<sup>®</sup> 10 External Memory Interface Overview.....</b>	<b>1-1</b>
MAX 10 External Memory Interface Support and Performance.....	1-2
<b>MAX 10 External Memory Interface Architecture and Features.....</b>	<b>2-1</b>
MAX 10 I/O Banks for External Memory Interface.....	2-1
MAX 10 DQ/DQS Groups.....	2-2
MAX 10 External Memory Interfaces Maximum Width.....	2-3
MAX 10 Memory Controller.....	2-5
MAX 10 External Memory Read Datapath.....	2-6
DDR Input Registers.....	2-7
MAX 10 External Memory Write Datapath.....	2-8
DDR Output Registers.....	2-8
MAX 10 Address/Command Path.....	2-10
MAX 10 PHY Clock (PHYCLK) Network.....	2-11
Phase Detector for VT Tracking.....	2-12
On-Chip Termination.....	2-12
Phase-Locked Loop.....	2-13
MAX 10 Low Power Feature.....	2-13
<b>MAX 10 External Memory Interface Design Considerations.....</b>	<b>3-1</b>
MAX 10 DDR2 and DDR3 Design Considerations.....	3-1
DDR2/DDR3 External Memory Interface Pins.....	3-1
DDR2/DDR3 Recommended Termination Schemes for MAX 10 Devices.....	3-3
LPDDR2 Design Considerations.....	3-4
LPDDR2 External Memory Interface Pins.....	3-4
LPPDDR2 Power Supply Variation Constraint.....	3-5
LPDDR2 Recommended Termination Schemes for MAX 10 Devices.....	3-6
Guidelines: MAX 10 DDR3, DDR2, and LPDDR2 External Memory Interface I/O Limitation.....	3-6
Guidelines: MAX 10 Board Design Requirement for DDR2, DDR3, and LPDDR2.....	3-8
Guidelines: Reading the MAX 10 Pin-Out Files.....	3-8
<b>MAX 10 External Memory Interface Implementation Guides.....</b>	<b>4-1</b>
UniPHY IP Core.....	4-1
LPDDR2 External Memory Interface Implementation.....	4-3
Supported LPDDR2 Topology.....	4-3
DDR2 and DDR3 External Memory Interface Implementation.....	4-4
MAX 10 Supported DDR2 or DDR3 Topology.....	4-4
<b>UniPHY IP Core References for MAX 10.....</b>	<b>5-1</b>

UniPHY Parameter Settings for MAX 10.....	5-1
UniPHY Parameters—PHY Settings.....	5-1
UniPHY Parameters—Memory Parameters.....	5-3
UniPHY Parameters—Memory Timing.....	5-7
UniPHY Parameters—Board Settings.....	5-9
UniPHY Parameters—Controller Settings.....	5-15
UniPHY Parameters—Diagnostics.....	5-18
<b>MAX 10 External Memory Interface User Guide Archives.....</b>	<b>A-1</b>
<b>Additional Information for MAX 10 External Memory Interface User Guide</b>	
.....	<b>B-1</b>
Document Revision History for MAX 10 External Memory Interface User Guide.....	B-1

# MAX<sup>®</sup> 10 External Memory Interface Overview

# 1

2017.02.21

UG-M10EMI



Subscribe



Send Feedback

The MAX<sup>®</sup> 10 devices are capable of interfacing with a broad range of external memory standards. With this capability, you can utilize MAX 10 devices in a wide range of applications such as image processing, storage, communications, and general embedded systems.

The external memory interface solution in MAX 10 devices consist of:

- The I/O elements that support external memory interfaces.
- The UniPHY IP core that allows you to configure the memory interfaces to support different external memory interface standards.

**Note:** Intel recommends that you construct all DDR2, DDR3, and LPDDR2 SDRAM external memory interfaces using the UniPHY IP core.<sup>(1)</sup>

## Related Information

- [MAX 10 External Memory Interface Architecture and Features](#) on page 2-1
- [MAX 10 External Memory Interface Design Considerations](#) on page 3-1
- [MAX 10 External Memory Interface Implementation Guides](#) on page 4-1
- [UniPHY IP Core References for MAX 10](#) on page 5-1
- [Documentation: External Memory Interfaces](#)  
Provides more information about external memory system performance specification, board design guidelines, timing analysis, simulation, and debugging.
- [External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview and Design Flow](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including Intel FPGA memory solutions and design flow.
- [External Memory Interface Handbook Volume 2: Design Guidelines](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including memory selection, board design, implementing memory IP cores, timing, optimization, and debugging.
- [Functional Description—MAX 10 EMIF](#)  
Provides more information about implementing memory IP cores for MAX 10 devices.
- [MAX 10 DDR3 Reference Design](#)  
Provides DDR3 UniPHY IP core reference design for MAX 10 devices.

<sup>(1)</sup> Licensing terms and costs for UniPHY IP core apply.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

- [MAX 10 External Memory Interface User Guide Archives](#) on page 6-1  
Provides a list of user guides for previous versions of the UniPHY IP core.

## MAX 10 External Memory Interface Support and Performance

The MAX 10 devices contain circuitry that supports several external memory interface standards.

**Table 1-1: Memory Standards Supported by the Soft Memory Controller for MAX 10 Devices**

Contact your local sales representatives for access to the -I6 or -A6 speed grade devices in the Quartus Prime Software.

External Memory Interface Standard	Rate Support	Speed Grade	Voltage (V)	Max Frequency (MHz)
DDR3 SDRAM	Half	-I6	1.5	303
DDR3L SDRAM	Half	-I6	1.35	303
DDR2 SDRAM	Half	-I6	1.8	200
		-I7 and -C7		167
LPDDR2 <sup>(2)</sup>	Half	-I6	1.2	200 <sup>(3)</sup>

### Related Information

- [External Memory Interface Spec Estimator](#)  
Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in Intel FPGA devices.
- [Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)  
Provides the maximum number of interfaces supported by MAX 10 devices for each memory standards, pin counts for various external memory interface implementation examples, and information about the clock, address/command, data, data strobe, DM, and optional ECC signals.
- [MAX 10 Device Datasheet](#)

<sup>(2)</sup> MAX 10 devices support only single-die LPDDR2.

<sup>(3)</sup> To achieve the specified performance, constrain the memory device I/O and core power supply variation to within  $\pm 3\%$ . By default, the frequency is 167 MHz.

# MAX 10 External Memory Interface Architecture and Features

# 2

2017.02.21

UG-M10EMI



Subscribe




Send Feedback

The external memory interface architecture of MAX 10 devices is a combination of soft and hard IPs.

## Figure 2-1: High Level Overview of MAX 10 External Memory Interface System

This figure shows a high level overview of the main building blocks of the external memory interface system in MAX 10 devices.



- The full rate data capture and write registers use the DDIO registers inside the I/O elements.
- PHY logic is implemented as soft logic in the core fabric.
- The memory controller is the intermediary between the user logic and the rest of the external memory interface system. The memory controller IP is a soft memory controller that operates at half rate. You can also use your own soft memory controller or a soft memory controller IP from Intel's third-party FPGA partners.
- The physical layer (PHY) serves as the bridge between the memory controller and the external memory DRAM device.

### Related Information

- [MAX 10 External Memory Interface Overview](#) on page 1-1
- [Documentation: External Memory Interfaces](#)  
Provides more information about external memory system performance specification, board design guidelines, timing analysis, simulation, and debugging.
- [Intellectual Properties: Memories & Controllers](#)  
Provides a list of memory controller IP solutions from Intel and partners.

## MAX 10 I/O Banks for External Memory Interface

In MAX 10 devices, external memory interfaces are supported only on the I/O banks on the right side of the device. You must place all external memory I/O pins on the I/O banks on the right side of the device.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.


\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

**Figure 2-2: I/O Banks for External Memory Interfaces**

This figure represents the top view of the silicon die that corresponds to a reverse view of the device package.



External memory interfaces support is available only for 10M16, 10M25, 10M40, and 10M50 devices.

## MAX 10 DQ/DQS Groups

Different MAX 10 devices and packages support different numbers of DQ/DQS groups for external memory interfaces.

**Table 2-1: Supported DQ/DQS Group Sizes in MAX 10 Devices and Packages**

This table lists the number of DQ/DQS groups supported on different MAX 10 devices and packages. Only the I/O banks on the right side of the devices support external memory interfaces.

Device	Package	I/O Bank (Right Side)	Number of DQ Groups
			x8
10M16	F256, U324, and F484	B5	1
		B6	1

Device	Package	I/O Bank (Right Side)	Number of DQ Groups
			x8
10M25	F256	B5	1
		B6	1
	F484	B5	1
		B6	2
10M40	F256	B5	1
		B6	1
	F484	B5	1
		B6	2
	F672	B5	2
		B6	2
10M50	F256	B5	1
		B6	1
	F484	B5	1
		B6	2
	F672	B5	2
		B6	2

**Related Information****[Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)**

Provides the maximum number of interfaces supported by MAX 10 devices for each memory standards, pin counts for various external memory interface implementation examples, and information about the clock, address/command, data, data strobe, DM, and optional ECC signals.

## MAX 10 External Memory Interfaces Maximum Width

Different MAX 10 device packages support different maximum width for external memory interfaces.

Table 2-2: Supported Maximum External Memory Interface Width in MAX 10 Device Packages

Product Line	Package			
	F256	U324	F484	F672
10M16	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	—
10M25	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	—	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>
10M40	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L and LPDDR2 without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	—	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>

Product Line	Package			
	F256	U324	F484	F672
10M50	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	—	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>	<ul style="list-style-type: none"> <li>x8 DDR2, DDR3/3L, and LPDDR2 without ECC</li> <li>x16 DDR2, and DDR3/3L with or without ECC</li> <li>x24 DDR2, and DDR3/3L with ECC</li> <li>x16 LPDDR2 without ECC</li> </ul>

## MAX 10 Memory Controller

MAX 10 devices use the HPC II external memory controller.

**Table 2-3: Features of the MAX 10 Memory Controller**

Feature	Description
Half-Rate Operation	The controller and user logic can run at half the memory clock rate.
Controller Latency	The controller has a low best-case time between a read request or a write request on the local interface, and the memory command being sent to the AFI interface.
Data Reordering	The memory controller will reorder read and write requests as necessary to achieve the most efficient throughput of data.
Starvation Control	The controller implements a starvation counter to limit the length of time that a command can go unserved. This counter ensures that lower-priority requests are not overlooked indefinitely due to data reordering. You can set a starvation limit, to ensure that a waiting command is served immediately, when the starvation counter reaches the specified limit.
Priority Bypass	The memory controller accepts user requests to bypass the priority established by data reordering. When the controller detects a high-priority request, it allows that request to bypass the current queue. The high-priority request is then processed immediately, reducing latency.

Feature	Description
Standard Interface	The memory controller uses Avalon-ST as its native interface, allowing the flexibility to extend to Avalon-MM, AXI, or a proprietary protocol with an adapter.
Avalon-MM Data Slave Local Interface	The controller supports the Intel Avalon memory-mapped protocol.
Bank Management	The memory controller will intelligently keep a page open based on incoming traffic, improving efficiency, especially for random traffic.
Streaming Reads and Writes	The memory controller has the ability to issue reads or writes continuously to sequential addresses each clock cycle, if the bank is open. This feature allows for the passage of large amounts of data, with high efficiency.
Bank Interleaving	The memory controller has the ability to issue reads or writes continuously to random addresses. The bank addresses must be correctly cycled by user logic.
Predictive Bank Management	The memory controller has the ability to issue bank management commands early, so that the correct row is already open when a read or write request occurs. This feature allows for increased efficiency.
Quasi-1T Address/Command Half-Rate	One controller clock cycle equals two memory clock cycles in a half-rate interface. To maximize command bandwidth, the memory controller provides the option to allow two memory commands on every controller clock cycle. The controller is constrained to issue a row command on the first clock phase and a column command on the second clock phase, or vice versa. Row commands include activate and precharge commands; column commands include read and write commands.
Built-In Burst Adaptor	The memory controller has the ability to accept bursts of arbitrary size on the local interface, and map these to efficient memory commands.
Self-Refresh Controls and User Auto-Refresh Controls	The memory controller has the ability to issue self-refresh commands and allow user auto-refresh through a sideband interface.
Enable Auto Power-Down	The memory controller has the ability to power-down if no commands are received.

## MAX 10 External Memory Read Datapath

In MAX 10 devices, instead of using DQS strobes, the memory interface solution uses internal read capture clock to capture data directly in the double data rate I/O (DDIO) registers in the I/O elements.

- The PLL supplies memory clock to the DRAM device and generates read capture clock that is frequency-locked to the incoming data stream. The read capture clock and the incoming read data stream have an arbitrary phase relationship.
- For maximum timing margin, calibration sequence is used to position the read capture clock within the optimum sampling position in the read data eye.
- Data is captured directly in the DDIO registers implemented in the I/O periphery.

## DDR Input Registers

The DDR input capture registers in MAX 10 devices are implemented in the I/O periphery.

Figure 2-3: External Memory Interface Read Datapath





Figure 2-4: External Memory Interface Read Datapath Timing



In MAX 10 external memory interfaces, post-amble is not a concern because the read data strobe signal, DQS, is not used during read operation.

## MAX 10 External Memory Write Datapath

For all DDR applications supported by MAX 10 devices, the DQS strobe is sent to the external DRAM as center-aligned to the write DQ data.

The clock that clocks DDIO registers of the DQ output is phase-shifted  $-90^\circ$  from the clock that drives the DDIO registers of the DQS strobe. This create a DQS strobe that is center-aligned to the DQ data.

The external memory write datapath is not calibrated.

## DDR Output Registers

A dedicated DDIO write block is implemented in the DDR output and output enable paths.

Figure 2-5: External Memory Interface Write Datapath





Figure 2-6: External Memory Interface Write Datapath Timing



## MAX 10 Address/Command Path

Intel's soft memory controller IP and PHY IP operate at half rate and issue address/command instructions at half-rate.

- You must send the address/command instructions to the external DRAM center-aligned with respect to the external memory clock (CK/CK#).
- For LPDDR2 applications, the address/command path is double data rate (DDR). Dedicated DDIO output registers in the I/O peripheral clocks out the address/command instructions to the external DRAM.
- For DDR2/3 applications, the address/command path is single data rate (SDR). Instead of dedicated DDIO output registers, simple output I/O registers in the I/O peripheral clocks out the address/command instructions to the external DRAM device.


## MAX 10 PHY Clock (PHYCLK) Network

The PHYCLK network is a dedicated high-speed and low skew balanced clock tree that provides better clock skew for external memory interface applications.

In MAX 10 devices, only the top right PLL is routed to the PHYCLK tree. Therefore, the PHYCLK tree is available only for the I/O banks on the right side of the MAX 10 10M16, 10M25, 10M40, and 10M50 devices.

**Figure 2-7: I/O Banks for External Memory Interfaces**


This figure represents the top view of the silicon die that corresponds to a reverse view of the device package.



## Phase Detector for VT Tracking

There may be variations in the read and write paths caused by voltage and temperature changes. The phase detector keeps track of the variation of the mimic clock to optimize the system timing.

Figure 2-8: VT Tracking System Overview



In the MAX 10 external memory interface solution, the memory clocks are used to mimic the read and write paths. The memory clock pins loop back to the phase detector as a mimic clock. The phase detector provides any variation of the mimic clock to the sequencer. The sequencer adjusts the read capture clock to match the clock phase change.

## On-Chip Termination

The MAX 10 devices support calibrated on-chip series termination ( $R_S$  OCT) on the right side I/O banks.

- To use the calibrated OCT, use the  $RUP$  and  $RDN$  pins for each  $R_S$  OCT control block.
- You can use each OCT calibration block to calibrate one type of termination with the same  $V_{CCIO}$ .

You must set the  $RUP$  and  $RDN$  resistor values according to the  $R_S$  OCT value. For example, if the  $R_S$  OCT value is  $34 \Omega$ , then the set both  $RUP$  and  $RDN$  value to  $34 \Omega$ .

**Related Information****MAX 10 On-Chip I/O Termination**

Provides more information about OCT.

## Phase-Locked Loop

For the external memory interface, the PLL generates the memory clock, write clock, capture clock, and the logic-core clock.

- The memory clock provides clock for DQS write strobe, and address and command signals.
- The write clock that is shifted  $-90^\circ$  from the memory clock provides clock for DQ signals during memory writes.

You can use the PLL reconfiguration feature to calibrate the read-capture phase shift to balance the setup and hold margins. At startup, the sequencer calibrates the capture clock.

For external memory interfaces in MAX 10 devices, you must use the top right PLL (PLL 2).

**Related Information****PLL Locations**

Provides more information about PLL location and availability in different MAX 10 packages.

## MAX 10 Low Power Feature

The MAX 10 low power feature is automatically activated when the self refresh or low power down modes are activated. The low power feature sends the `afi_mem_clk_disable` signal to stop the clock used by the controller.

To conserve power, the MAX 10 UniPHY IP core performs the following functions:

- Tri-states the address and command signals except `CKE` and `RESET_N` signals
- Disables the input buffer of DDR input

**Note:** The MAX 10 low power feature is available from version 15.0 of the Quartus® Prime software. To enable this feature, regenerate your MAX 10 UniPHY IP core using the Quartus Prime software version 15.0 or later.

2017.02.21

UG-M10EMI



Subscribe



Send Feedback

There are several considerations that require your attention to ensure the success of your designs. Unless noted otherwise, these design guidelines apply to all variants of this device family.

## Related Information

- [MAX 10 External Memory Interface Overview](#) on page 1-1
- [Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)  
Provides pin planning guidelines for implementing external memory interfaces with Intel FPGA devices.

## MAX 10 DDR2 and DDR3 Design Considerations

### DDR2/DDR3 External Memory Interface Pins

In DDR2/DDR3 interfaces, the MAX 10 devices use data (DQ), data strobe (DQS), clock, address, and command pins to interface with external memory devices. The devices also use the data mask (DM) pins to enable data masking.

#### Related Information

[DDR2/DDR3 Recommended Termination Schemes for MAX 10 Devices](#) on page 3-3

### MAX 10 Data and Data Clock (Data Strobe) Pins

For the MAX 10 external memory interfaces, the DQ pins are the data pins for bidirectional read and write, and the DQS pins are the data strobe pins used only during write operations.

The MAX 10 devices support bidirectional data strobes. Connect the bidirectional DQ data signals to the same MAX 10 device DQ pins. The DQS pin is used only during write mode. In read mode, the MAX 10 PHY generates the read capture clock internally and ignores the DQS signal. However, you must still connect DQS signal to the MAX 10 DQS pin.

#### Related Information

[Guidelines: Reading the MAX 10 Pin-Out Files](#) on page 3-8

### MAX 10 I/O Bank DQ/DQS Support for DDR2/DDR3

For DDR2/DDR3 SDRAM, I/O banks 5 and 6 in MAX 10 devices can support DQ and DQS signals with DQ-bus widths of 8, 16 and 24 bits.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

- For DDR2 and DDR3 SDRAM interfaces, the devices use  $\times 8$  mode DQS group regardless of the interface width.
- If you need to support wider interfaces, use multiple  $\times 8$  DQ groups.
- You can use any unused DQ pins as regular user I/O pins if they are not used as memory interface signals.
- The  $\times 24$  interface is implemented through  $\times 16 + \text{ECC}$ .

#### Related Information

[MAX 10 DQ/DQS Groups](#) on page 2-2

Provides the supported DQ/DQS groups for each device.

## Data Mask Pins

In MAX 10 devices, the data mask ( $\text{DM}$ ) pins are pre-assigned in the device pinouts. Although the Quartus Prime Fitter treats the  $\text{DQ}$  and  $\text{DM}$  pins in a DQS group equally for placement purposes, the pre-assigned  $\text{DQ}$  and  $\text{DM}$  pins are the preferred pins.

Each group of DQS and DQ signals has one  $\text{DM}$  pin:

- You require data mask ( $\text{DM}$ ) pins only while writing to the external memory devices.
- A low signal on the  $\text{DM}$  pin indicates that the write is valid.
- Driving the  $\text{DM}$  pin high causes the memory to mask the  $\text{DQ}$  signals.
- Similar to the DQ output signals, the DM signals are clocked by the  $-90^\circ$  shifted clock.

## DDR2/DDR3 Error Correction Coding Pins

Some DDR2 and DDR3 SDRAM devices support error correction coding (ECC). ECC is a method of detecting and automatically correcting errors in data transmission.

- In 24-bit DDR2 or DDR3 SDRAM, there are eight ECC data pins and 16 data pins.
- Connect the DDR2 and DDR3 SDRAM ECC pins to a separate DQS or DQ group in the MAX 10 device.
- The memory controller needs additional logic to encode and decode the ECC data.

#### Related Information

[ALTECC \(Error Correction Code: Encoder/Decoder\) chapter, Integer Arithmetic Megafunctions User Guide](#)

Provides more information about ALTECC\_ENCODER and ALTECC\_DECODER IP cores that implement ECC functionality.

## DDR2/DDR3 Address and Control/Command Pins

For DDR2/DDR3 interfaces, the address signals and the control or command signals are sent at a single data rate.

You can use any of the user I/O pins on banks 5 & 6 of MAX 10 devices to generate the address and control or command signals to the external memory device.

## Memory Clock Pins

At the external memory device, the memory clock signals (CK and CK#) are used to capture the address signals, and the control or command signals.

In MAX 10 devices, the double data rate I/O (DDIO) registers are used to generate the CK/CK# signals.

The memory clock pins are predefined and are listed in the device pinout files. Refer to the the relevant device pinout files to determine the locations of the memory clock pins.

#### Related Information

- [Pin Connection Guidelines Tables, Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)  
Provides more information about CK/CK# pins placement.
- [MAX 10 Device Pin-Out Files](#)

## DDR2/DDR3 Recommended Termination Schemes for MAX 10 Devices

If you are creating interfaces with multiple DDR2 or DDR3 components where the address, command, and memory clock pins are connected to more than one load, follow these steps:

1. Simulate the system to get the new slew-rate for the DQ/DQS, DM, address and command, and clock signals.
2. Use the derated  $t_{IS}$  and  $t_{IH}$  specifications from the DDR2 or DDR3 datasheet based on the simulation results.
3. If timing deration causes your interface to fail timing requirements, consider duplication of these signals to lower their loading, and hence improve timing.

**Note:** Class I and Class II termination schemes in the following tables refer to drive strength and not physical termination.

**Table 3-1: Termination Recommendations for MAX 10 DDR2 Component**

Signal Type	SSTL 18 I/O Standard	FPGA–End Discrete Termination	Memory–End Termination 1	Memory I/O Standard
DQ/DQS	Class I 12 mA	50 $\Omega$ parallel to $V_{TT}$ discrete	ODT75 <sup>(4)</sup>	HALF <sup>(5)</sup>
DM	Class I 12 mA	—	56 $\Omega$ parallel to $V_{TT}$ discrete	—
Address and command	Class I with maximum drive strength	—		—
Clock	Class I 12 mA	—	<ul style="list-style-type: none"> <li>• x1 = 100 <math>\Omega</math> differential<sup>(6)</sup></li> <li>• x2 = 200 <math>\Omega</math> differential.<sup>(7)</sup></li> </ul>	—

**Table 3-2: On Board Termination Recommendation for MAX 10 DDR3 Component**

For MAX 10 devices, on board termination is required for DDR3 component.

<sup>(4)</sup> ODT75 vs. ODT50 on the memory has the effect of opening the eye more, with a limited increase in overshoot/undershoot.

<sup>(5)</sup> HALF is reduced drive strength.

<sup>(6)</sup> x1 is a single-device load.

<sup>(7)</sup> x2 is a two-device load.

I/O Standard	R <sub>S</sub> OCT	On Board Termination	
		FPGA-End	Memory-End
SSTL 15 Class 1	50 Ω without calibration	80 Ω resistor	40 Ω resistor

**Table 3-3: Supported External Memory Interface Termination Scheme for DDR3 and DDR2**

Memory Interface Standard	I/O Standard	R <sub>S</sub> OCT	R <sub>UP</sub> , R <sub>DN</sub> (Ω)
DDR3	SSTL-15	25	25
		34	34
		40	40
		50	50
DDR3L	SSTL-135	34	34
		40	40
DDR2	SSTL-18	25	25
		50	50

#### Related Information

##### [Planning Pin and FPGA Resources](#)

Provides more information about termination and signal duplication.

## LPDDR2 Design Considerations

**Note:** MAX 10 devices support single-die LPDDR2 only.

### LPDDR2 External Memory Interface Pins

In LPDDR2 interfaces, the MAX 10 devices use data (DQ), data strobe (DQS), clock, command, and address pins to interface with external memory devices. The devices also use the data mask (DM) pins to enable data masking.

#### MAX 10 Data and Data Clock (Data Strobe) Pins

For the MAX 10 external memory interfaces, the DQ pins are the data pins for bidirectional read and write, and the DQS pins are the data strobe pins used only during write operations.

The MAX 10 devices support bidirectional data strobes. Connect the bidirectional DQ data signals to the same MAX 10 device DQ pins. The DQS pin is used only during write mode. In read mode, the MAX 10 PHY generates the read capture clock internally and ignores the DQS signal. However, you must still connect DQS signal to the MAX 10 DQS pin.

#### Related Information

[Guidelines: Reading the MAX 10 Pin-Out Files](#) on page 3-8

## MAX 10 I/O Bank DQ/DQS Support for LPDDR2

For LPDDR2 SDRAM, I/O banks 5 and 6 in MAX 10 devices can support DQ and DQS signals with DQ-bus widths of 8 and 16 bits.

- For LPDDR2 SDRAM interfaces, the devices use  $\times 8$  mode DQS group regardless of the interface width.
- If you need to support wider interfaces, use multiple  $\times 8$  DQ groups.
- You can use any unused DQ pins as regular user I/O pins if they are not used as memory interface signal.

### Related Information

[MAX 10 DQ/DQS Groups](#) on page 2-2

Provides the supported DQ/DQS groups for each device.

## Data Mask Pins

In MAX 10 devices, the data mask ( $DM$ ) pins are pre-assigned in the device pinouts. Although the Quartus Prime Fitter treats the  $DQ$  and  $DM$  pins in a DQS group equally for placement purposes, the pre-assigned  $DQ$  and  $DM$  pins are the preferred pins.

Each group of  $DQS$  and  $DQ$  signals has one  $DM$  pin:

- You require data mask ( $DM$ ) pins only while writing to the external memory devices.
- A low signal on the  $DM$  pin indicates that the write is valid.
- Driving the  $DM$  pin high causes the memory to mask the  $DQ$  signals.
- Similar to the  $DQ$  output signals, the  $DM$  signals are clocked by the  $-90^\circ$  shifted clock.

## LPDDR2 Address and Control/Command Pins

For LPDDR2 interfaces, the address signals and the control or command signals are sent at double data rate.

You can use any of the user I/O pins on banks 5 & 6 of MAX 10 devices to generate the address and control or command signals to the external memory device.

## Memory Clock Pins

At the external memory device, the memory clock signals ( $CK$  and  $CK\#$ ) are used to capture the address signals, and the control or command signals.

In MAX 10 devices, the double data rate I/O (DDIO) registers are used to generate the  $CK/CK\#$  signals.

The memory clock pins are predefined and are listed in the device pinout files. Refer to the the relevant device pinout files to determine the locations of the memory clock pins.

### Related Information

- [Pin Connection Guidelines Tables, Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)  
Provides more information about  $CK/CK\#$  pins placement.
- [MAX 10 Device Pin-Out Files](#)

## LPPDDR2 Power Supply Variation Constraint

For an LPDDR2 interface that targets 200 MHz, constrain the memory device I/O and core power supply variation to within  $\pm 3\%$ .

- Memory I/O power supply pin is  $V_{DDQ}$
- Memory core power supply pin is  $V_{DD}$

#### Related Information

[MAX 10 Power Management User Guide](#)

## LPDDR2 Recommended Termination Schemes for MAX 10 Devices

Table 3-4: Supported External Memory Interface Termination Scheme for LPDDR2

Memory Interface Standard	I/O Standard	$R_S$ OCT	$R_{UP}, R_{DN}$ ( $\Omega$ )
LPDDR2	HSUL-12	34, 40, 48	34, 40, 48

## Guidelines: MAX 10 DDR3, DDR2, and LPDDR2 External Memory Interface I/O Limitation

While implementing certain external memory interface standards, the number of I/O pins available is limited.

- While implementing DDR2—for 25 percent of the remaining I/O pins available in I/O banks 5 and 6, you can assign them only as input pins.
- While implementing DDR3 or LPDDR2—the I/O pins listed in the following table are not available for use. Of the remaining I/O pins, you can assign only 75 percent of the available I/O pins in I/O banks 5 and 6 for normal I/O operation.

Table 3-5: Unavailable I/O Pins While Implementing DDR3 or LPDDR2 External Memory Interfaces in Certain Device Packages—Preliminary

Device	Package				
	F256	U324	F484	F672	
10M16	N16	R15	U21	—	
	P16	P15	U22		
		R18	M21		
		P18	L22		
		E16	F21		
		D16	F20		
			E19		
			F18		

Device	Package			
	F256	U324	F484	F672
10M25	N16 P16	—	U21 U22 M21 L22 F21 F20 E19 F18 F17 E17	—
10M40	N16	—	U21	W23
10M50	P16		U22 M21 L22 F21 F20 E19 F18 F17 E17	W24 U25 U24 T24 R25 R24 P25 K23 K24 J23 H23 G23 F23 G21 G22

## Guidelines: MAX 10 Board Design Requirement for DDR2, DDR3, and LPDDR2

- For DDR2, DDR3, and LPDDR2 interfaces, the maximum board skew between pins must be lower than 40 ps. This guideline applies to all pins (address, command, clock, and data).
- To minimize unwanted inductance from the board via, Intel recommends that you keep the PCB via depth for  $V_{CCIO}$  banks below 49.5 mil.
- For devices with DDR3 interface implementation, onboard termination is required for the DQ, DQS, and address signals. Intel recommends that you use termination resistor value of  $80\ \Omega$  to  $V_{TT}$ .
- For the DQ, address, and command pins, keep the PCB trace routing length less than six inches for DDR3, or less than three inches for LPDDR2.

### Related Information

- [External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview and Design Flow](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including Intel FPGA memory solutions and design flow.
- [External Memory Interface Handbook Volume 2: Design Guidelines](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including memory selection, board design, implementing memory IP cores, timing, optimization, and debugging.
- [Functional Description—MAX 10 EMIF](#)  
Provides more information about implementing memory IP cores for MAX 10 devices.
- [MAX 10 FPGA Signal Integrity Design Guidelines](#)  
Provides design guidelines related to signal integrity for MAX 10 devices.

## Guidelines: Reading the MAX 10 Pin-Out Files

For the maximum number of DQ pins and the exact number per group for a particular MAX 10 device, refer to the relevant device pin-out files.

In the pin-out files, the  $DQS$  and  $DQS_n$  pins denote the differential data strobe/clock pin pairs. The  $DQS$  and  $DQS_n$  pins are listed in the MAX 10 pin-out files as  $DQS_{XR}$  and  $DQS_{nXR}$ :

- $x$  indicates the DQ/DQS grouping number.
- $R$  indicates the location of the group which is always on the right side of the device.

2017.02.21

UG-M10EMI



Subscribe



Send Feedback

You can implement your external memory interface design in the Quartus Prime software. The software contains tools for you to create and compile your design, and configure your device.

In the Quartus Prime software, you can instantiate and configure the UniPHY IP core to suit your memory interface requirement.

## Related Information

- [MAX 10 External Memory Interface Overview](#) on page 1-1
- [External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview and Design Flow](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including Intel FPGA memory solutions and design flow.
- [External Memory Interface Handbook Volume 2: Design Guidelines](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including memory selection, board design, implementing memory IP cores, timing, optimization, and debugging.
- [Functional Description—MAX 10 EMIF](#)  
Provides more information about implementing memory IP cores for MAX 10 devices.
- [MAX 10 DDR3 Reference Design](#)  
Provides DDR3 UniPHY IP core reference design for MAX 10 devices.

## UniPHY IP Core

The UniPHY IP core allows you to control the soft IP of the MAX 10 external memory interface solution.


Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

Figure 4-1: MAX 10 UniPHY IP Core Block Diagram




#### Related Information

- [Introduction to Intel FPGA IP Cores](#)  
Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Qsys Simulation Scripts](#)  
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)  
Guidelines for efficient management and portability of your project and IP files.

# LPDDR2 External Memory Interface Implementation

Figure 4-2: Top Level View of LPDDR2 Architecture in MAX 10 Devices



**Related Information**

**Planning Pin and FPGA Resources chapter, External Memory Interface Handbook**


Provides the maximum number of interfaces supported by MAX 10 devices for each memory standards, pin counts for various external memory interface implementation examples, and information about the clock, address/command, data, data strobe, DM, and optional ECC signals.

## Supported LPDDR2 Topology

For LPDDR2, the external memory interface IP for MAX 10 devices uses one capture clock and one tracking clock with one discrete device.


Figure 4-3: Supported Topology for LPDDR2 Memory Interfaces

This figure shows the supported LPDDR2 topology. Only one discrete LPDDR2 device is supported with a 16 bit maximum interface width. The memory interface IP in MAX 10 devices generates LPDDR2 IPs targeted for this configuration only.



## DDR2 and DDR3 External Memory Interface Implementation

Figure 4-4: Top Level View of DDR2, DDR3, or DDR3L Architecture in MAX 10 Devices



### Related Information

#### [Planning Pin and FPGA Resources chapter, External Memory Interface Handbook](#)


Provides the maximum number of interfaces supported by MAX 10 devices for each memory standards, pin counts for various external memory interface implementation examples, and information about the clock, address/command, data, data strobe, DM, and optional ECC signals.

### MAX 10 Supported DDR2 or DDR3 Topology

For DDR2 or DDR3/DDR3L, the external memory interface IP for MAX 10 devices uses two capture clocks with two discrete devices.

### Figure 4-5: Supported Topology for DDR2 or DDR3 Memory Interfaces

This figure shows the supported DDR2/DDR3 topology. One clock captures the lower 16 bit of data and the other clock captures the top 8 bit of data. The memory interface IP in MAX 10 devices generates DDR2 or DDR3/DDR3L IPs targeted for this configuration only.



2017.02.21

UG-M10EMI



Subscribe



Send Feedback

For MAX 10 devices, there are three variations of the UniPHY IP core:

- DDR2 SDRAM Controller
- DDR3 SDRAM Controller
- LPDDR2 SDRAM Controller

## Related Information

- [MAX 10 External Memory Interface Overview](#) on page 1-1
- [External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview and Design Flow](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including Intel FPGA memory solutions and design flow.
- [External Memory Interface Handbook Volume 2: Design Guidelines](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including memory selection, board design, implementing memory IP cores, timing, optimization, and debugging.
- [Functional Description—MAX 10 EMIF](#)  
Provides more information about implementing memory IP cores for MAX 10 devices.

## UniPHY Parameter Settings for MAX 10

You can set the parameter settings for the UniPHY IP core in the Quartus Prime software. There are six groups of options: **PHY Settings**, **Memory Parameters**, **Memory Timing**, **Board Settings**, **Controller Settings**, and **Diagnostics**.

**Note:** MAX 10 devices are not supported in the EMIF Debug Toolkit.

## UniPHY Parameters—PHY Settings

There are three groups of options: **General Settings**, **Clocks**, and **Advanced PHY Settings**.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

Table 5-1: PHY Settings - General Settings

Parameter	Description
<b>Speed Grade</b>	Specifies the speed grade of the targeted FPGA device that affects the generated timing constraints and timing reporting. <b>Note:</b> For MAX 10 devices, DDR3 and LPDDR2 is supported only for speed grade -6, and DDR2 for speed grades -6 and -7.
<b>Generate PHY only</b>	Turn on this option to generate the UniPHY IP core without a memory controller. When you turn on this option, the AFI interface is exported so that you can easily connect your own memory controller.

Table 5-2: PHY Settings - Clocks

Parameter	Description
<b>Memory clock frequency</b>	The frequency of the clock that drives the memory device. Use up to 4 decimal places of precision. To obtain the maximum supported frequency for your target memory configuration, refer to the External Memory Spec Estimator page on <a href="http://www.altera.com">www.altera.com</a> .
<b>Achieved memory clock frequency</b>	The actual frequency the PLL generates to drive the external memory interface (memory clock).
<b>PLL reference clock frequency</b>	The frequency of the input clock that feeds the PLL. Use up to 4 decimal places of precision.
<b>Rate on Avalon-MM interface</b>	The width of data bus on the Avalon-MM interface. The MAX 10 supports only <b>Half</b> rate, which results in a width of 4× the memory data width.
<b>Achieved local clock frequency</b>	The actual frequency the PLL generates to drive the local interface for the memory controller (AFI clock).

Table 5-3: DDR3 SDRAM PHY Settings - Advanced PHY Settings

Parameter	Description
<b>Supply voltage</b>	The supply voltage and sub-family type of memory. This option is available for DDR3 SDRAM only.
<b>I/O standard</b>	The I/O standard voltage. Set the I/O standard according to your design's memory standard.

Parameter	Description
<b>Reconfigurable PLL location</b>	<p>If you set the PLL used in the UniPHY IP core memory interface to be reconfigurable at run time, you must specify the location of the PLL.</p> <p>This assignment generates a PLL that can only be placed in the given sides.</p>

**Related Information****External Memory Interface Spec Estimator**

Provides a parametric tool that allows you to find and compare the performance of the supported external memory interfaces in Intel FPGA devices.

**UniPHY Parameters—Memory Parameters**

There are three groups of options: **Memory Parameters**, **Memory Topology**, and **Memory Initialization Options**.

**Table 5-4: Memory Parameters**

Use the **Memory Parameters** options group to apply the memory parameters from your memory manufacturer's data sheet.

Parameter	Description
<b>Memory vendor</b>	The vendor of the memory device. Select the memory vendor according to the memory vendor you use. For memory vendors that are not listed in the setting, select JEDEC with the nearest memory parameters and edit the parameter values according to the values of the memory vendor that you use. However, if you select a configuration from the list of memory presets, the default memory vendor for that preset setting is automatically selected.
<b>Memory format</b>	The format of the memory device. This parameter is automatically set to <b>Discrete Device</b> .
<b>Memory device speed grade</b>	The maximum frequency at which the memory device can run.
<b>Total interface width</b>	The total number of DQ pins of the memory device. Limited to 8 to 24 bits.
<b>DQ/DQS group size</b>	The number of DQ bits per DQS group.
<b>Number of DQS groups</b>	The number of DQS groups is calculated automatically from the <b>Total interface width</b> and the <b>DQ/DQS group size</b> parameters.
<b>Number of chip selects</b>	The number of chip-selects the IP core uses for the current device configuration. Specify the total number of chip-selects according to the number of memory device.
<b>Number of clocks</b>	The width of the clock bus on the memory interface.

Parameter	Description
<b>Row address width</b>	The width of the row address on the memory interface.
<b>Column address width</b>	The width of the column address on the memory interface.
<b>Bank-address width</b>	The width of the bank address bus on the memory interface.
<b>Enable DM pins</b>	<p>Specifies whether the DM pins of the memory device are driven by the FPGA. You can turn off this option to avoid overusing FPGA device pins when using x4 mode memory devices.</p> <p>When you are using x4 mode memory devices, turn off this option for DDR3 SDRAM.</p> <p>You must turn on this option if you are using Avalon byte enable.</p>
<b>DQS# Enable</b>	<p>Turn on differential DQS signaling to improve signal integrity and system performance.</p> <p>This option is available for DDR2 SDRAM only.</p>

**Table 5-5: Memory Parameters - Memory Initialization Options (DDR3 SDRAM)**

This table lists the memory initialization options for DDR3 SDRAM.

Parameter	Description
<b>Mode Register 0</b>	<p><b>Read burst type</b></p> <p>Specifies accesses within a given burst in sequential or interleaved order.</p> <p>Specify sequential ordering for use with the memory controller. Specify interleaved ordering only for use with an interleaved-capable custom controller, when the <b>Generate PHY only</b> parameter is enabled on the PHY Settings tab.</p>
	<p><b>DLL precharge power down</b></p> <p>Specifies whether the DLL in the memory device is off or on during precharge power-down.</p>
	<p><b>Memory CAS latency setting</b></p> <p>The number of clock cycles between the read command and the availability of the first bit of output data at the memory device and also interface frequency. Refer to memory vendor data sheet speed bin table.</p> <p>Set this parameter according to the target memory speed grade and memory clock frequency.</p>

Parameter		Description
Mode Register 1	<b>Output drive strength setting</b>	The output driver impedance setting at the memory device. To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.
	<b>Memory additive CAS latency setting</b>	The posted CAS additive latency of the memory device. Enable this feature to improve command and bus efficiency, and increase system bandwidth. For more information about optimizing the memory controller, refer to related information.
	<b>ODT Rtt nominal value</b>	The on-die termination resistance at the memory device. To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.
Mode Register 2	<b>Auto selfrefresh method</b>	Disable or enable auto selfrefresh.
	<b>Selfrefresh temperature</b>	Specifies the selfrefresh temperature as <b>Normal</b> or <b>Extended</b> .
	<b>Memory write CAS latency setting</b>	The number of clock cycles from the releasing of the internal write to the latching of the first data in, at the memory device and also interface frequency. Refer to memory vendor data sheet speed bin table and set according to the target memory speed grade and memory clock frequency.
	<b>Dynamic ODT (Rtt_WR) value</b>	The mode of the dynamic ODT feature of the memory device. This is used for multi-rank configurations. For more guidelines about DDR2 and DDR3 SDRAM board layout, refer to the related information.  To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.

**Table 5-6: Memory Parameters - Memory Initialization Options (DDR2 SDRAM)**

This table lists the memory initialization options for DDR2 SDRAM.

Parameter		Description
Mode Register 0	<b>Burst length</b>	Specifies the burst length.
	<b>Read burst type</b>	Specifies accesses within a given burst in sequential or interleaved order.  Specify sequential ordering for use with the memory controller. Specify interleaved ordering only for use with an interleaved-capable custom controller, when the <b>Generate PHY only</b> parameter is enabled on the PHY Settings tab.
	<b>DLL precharge power down</b>	Determines whether the DLL in the memory device is in slow exit mode or in fast exit mode during precharge power down. For more information, refer to memory vendor data sheet.
	<b>Memory CAS latency setting</b>	Determines the number of clock cycles between the READ command and the availability of the first bit of output data at the memory device. For more information, refer to memory vendor data sheet speed bin table.  Set this parameter according to the target memory speed grade and memory clock frequency.
Mode Register 1	<b>Output drive strength setting</b>	Determines the output driver impedance setting at the memory device.  To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.
	<b>Memory additive CAS latency setting</b>	Determines the posted CAS additive latency of the memory device.  Enable this feature to improve command and bus efficiency, and increase system bandwidth.
	<b>Memory on-die termination (ODT) setting</b>	Determines the on-die termination resistance at the memory device.  To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.
Mode Register 2	<b>SRT Enable</b>	Determines the selfrefresh temperature (SRT). Select <b>1x refresh rate</b> for normal temperature (0-85C) or select <b>2x refresh rate</b> for high temperature (>85C).

**Table 5-7: Memory Parameters - Memory Initialization Options (LPDDR2 SDRAM)**

This table lists the memory initialization options for LPDDR2 SDRAM.

Parameter		Description
Mode Register 1	<b>Burst Length</b>	Specifies the burst length.
	<b>Read Burst Type</b>	Specifies accesses within a given burst in sequential or interleaved order.  Specify sequential ordering for use with the memory controller. Specify interleaved ordering only for use with an interleaved-capable custom controller, when the <b>Generate PHY only</b> parameter is enabled on the PHY Settings tab.
Mode Register 2	<b>Read latency setting</b>	Determines the number of clock cycles between the READ command and the availability of the first bit of output data at the memory device.  Set this parameter according to the target memory interface frequency. Refer to memory data sheet and also target memory speed grade.
Mode Register 3	<b>Output drive strength settings</b>	Determines the output driver impedance setting at the memory device.  To obtain the optimum signal integrity performance, select the optimum setting based on the board simulation results.

**Related Information**

- [External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview and Design Flow](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including Intel FPGA memory solutions and design flow.
- [External Memory Interface Handbook Volume 2: Design Guidelines](#)  
Provides more information about using Intel FPGA devices for external memory interfaces including memory selection, board design, implementing memory IP cores, timing, optimization, and debugging.
- [Functional Description—MAX 10 EMIF](#)  
Provides more information about implementing memory IP cores for MAX 10 devices.

**UniPHY Parameters—Memory Timing**

Use the **Memory Timing** options to apply the memory timings from your memory manufacturer’s data sheet.

**Table 5-8: Memory Timing**

For each parameter, refer to the memory vendor data sheet.

Parameter	Applies To	Description	Set According To
tIS (base)	DDR2, DDR3, LPDDR2	Address and control setup to CK clock rise.	Memory speed grade

Parameter	Applies To	Description	Set According To
<b>tIH (base)</b>	DDR2, DDR3, LPDDR2	Address and control hold after CK clock rise.	Memory speed grade
<b>tDS (base)</b>	DDR2, DDR3, LPDDR2	Data setup to clock (DQS) rise.	Memory speed grade
<b>tDH (base)</b>	DDR2, DDR3, LPDDR2	Data hold after clock (DQS) rise.	Memory speed grade
<b>tDQSQ</b>	DDR2, DDR3, LPDDR2	DQS, DQS# to DQ skew, per access.	Memory speed grade
<b>tQHS</b>	DDR2, LPDDR2	DQ output hold time from DQS, DQS# (absolute time value).	Memory speed grade
<b>tQH</b>	DDR3	DQ output hold time from DQS, DQS# (percentage of tCK).	Memory speed grade
<b>tDQSCK</b>	DDR2, DDR3	DQS output access time from CK/CK#.	Memory speed grade
<b>tDQSCK (max)</b>	LPDDR2		
<b>tDQSCK Delta Short</b>	LPDDR2	Absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160 ns rolling window.	Memory speed grade
<b>tDQSCK Delta Medium</b>	LPDDR2	Absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 1.6 $\mu$ s rolling window.	Memory speed grade
<b>tDQSCK Delta Long</b>	LPDDR2	Absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 32ms rolling window.	Memory speed grade
<b>tDQSS</b>	DDR2, DDR3, LPDDR2	First latching edge of DQS to associated clock edge (percentage of tCK).	Memory speed grade
<b>tDQSH</b>	DDR2, LPDDR2	DQS Differential High Pulse Width (percentage of tCK). Specifies the minimum high time of the DQS signal received by the memory.	Memory speed grade
<b>tQSH</b>	DDR3		
<b>tDSH</b>	DDR2, DDR3, LPDDR2	DQS falling edge hold time from CK (percentage of tCK).	Memory speed grade
<b>tDSS</b>	DDR2, DDR3, LPDDR2	DQS falling edge to CK setup time (percentage of tCK).	Memory speed grade
<b>tINIT</b>	DDR2, DDR3, LPDDR2	Memory initialization time at power-up.	Memory speed grade

Parameter	Applies To	Description	Set According To
<b>tMRD</b>	DDR2, DDR3	Load mode register command period.	Memory speed grade
<b>tMRW</b>	LPDDR2		
<b>tRAS</b>	DDR2, DDR3, LPDDR2	Active to precharge time.	Memory speed grade
<b>tRCD</b>	DDR2, DDR3, LPDDR2	Active to read or write time.	Memory speed grade
<b>tRP</b>	DDR2, DDR3, LPDDR2	Precharge command period.	Memory speed grade
<b>tREFI</b>	DDR2, DDR3	Refresh command interval.	Memory speed grade and temperature range
<b>tREFIab</b>	LPDDR2	Refresh command interval (all banks).	Memory speed grade
<b>tRFC</b>	DDR2, DDR3	Auto-refresh command interval.	Memory device capacity
<b>tRFCab</b>	LPDDR2	Auto-refresh command interval (all banks).	Memory device capacity
<b>tWR</b>	DDR2, DDR3, LPDDR2	Write recovery time.	Memory speed grade
<b>tWTR</b>	DDR2, DDR3, LPDDR2	Write to read period. Calculate the value based on the memory clock frequency.	Memory speed grade and memory clock frequency
<b>tFAW</b>	DDR2, DDR3, LPDDR2	Four active window time.	Memory speed grade and page size
<b>tRRD</b>	DDR2, DDR3, LPDDR2	RAS to RAS delay time. Calculate the value based on the memory clock frequency.	Memory speed grade, page size and memory clock frequency
<b>tRTP</b>	DDR2, DDR3, LPDDR2	Read to precharge time. Calculate the value based on the memory clock frequency.	Memory speed grade and memory clock frequency

## UniPHY Parameters—Board Settings

There are three groups of options: **Setup and Hold Derating**, **Channel Signal Integrity**, and **Board Skews**.

**Table 5-9: Board Settings - Setup and Hold Derating**

The slew rate of the output signals affects the setup and hold times of the memory device, and thus the write margin. You can specify the slew rate of the output signals to see their effect on the setup and hold times of both the address and command signals and the DQ signals, or alternatively, you may want to

specify the setup and hold times directly. You should enter information derived during your PCB development process of prelayout (line) and postlayout (board) simulation.

Parameter	Description
<b>Derating method</b>	Derating method. The default settings are based on Intel internal board simulation data. To obtain accurate timing analysis according to the condition of your board, Intel recommends that you perform board simulation and enter the slew rate in the Quartus Prime software to calculate the derated setup and hold time automatically or enter the derated setup and hold time directly.
<b>CK/CK# slew rate (differential)</b>	CK/CK# slew rate (differential).
<b>Address/Command slew rate</b>	Address and command slew rate.
<b>DQS/DQS# slew rate (Differential)</b>	DQS and DQS# slew rate (differential).
<b>DQ slew rate</b>	DQ slew rate.
<b>tIS</b>	Address/command setup time to CK.
<b>tIH</b>	Address/command hold time from CK.
<b>tDS</b>	Data setup time to DQS.
<b>tDH</b>	Data hold time from DQS.

**Table 5-10: Board Settings - Channel Signal Integrity**

Channel signal integrity is a measure of the distortion of the eye due to intersymbol interference, crosstalk, or other effects. Typically, when going from a single-rank configuration to a multi-rank configuration there is an increase in the channel loss, because there are multiple stubs causing reflections. Although the Quartus Prime timing models include some channel uncertainty, you must perform your own channel signal integrity simulations and enter the additional channel uncertainty, relative to the reference eye, into the parameter editor.

Parameter	Description
<b>Derating method</b>	Choose between default Intel settings (with specific Intel boards) or manually enter board simulation numbers obtained for your specific board.
<b>Address and command eye reduction (setup)</b>	The reduction in the eye diagram on the setup side (or left side of the eye) due to ISI on the address and command signals compared to a case when there is no ISI. (For single rank designs, ISI can be zero; in multirank designs, ISI is necessary for accurate timing analysis.)
<b>Address and command eye reduction (hold)</b>	The reduction in the eye diagram on the hold side (or right side of the eye) due to ISI on the address and command signals compared to a case when there is no ISI.

Parameter	Description
Write DQ eye reduction	The total reduction in the eye diagram due to ISI on DQ signals compared to a case when there is no ISI. Intel assumes that the ISI reduces the eye width symmetrically on the left and right side of the eye.
Read DQ eye reduction	
Write Delta DQS arrival time	The increase in variation on the range of arrival times of DQS compared to a case when there is no ISI. Intel assumes that the ISI causes DQS to further vary symmetrically to the left and to the right.
Read Delta DQS arrival time	

**Table 5-11: Board Settings - Board Skews**

PCB traces can have skews between them that can reduce timing margins. Furthermore, skews between different chip selects can further reduce the timing margin in multiple chip-select topologies. This section allows you to enter parameters to compensate for these variations.

**Note:** Intel recommends that you use the Board Skew Parameter Tool to help you calculate the board skews. For more information, refer to the related information section.

Parameter	Description
Maximum CK delay to DIMM/device	<p>The delay of the longest CK trace from the FPGA to the memory device is expressed by the following equation:</p> $\max_r [\max_n (CK_{n,r} PathDelay)]$ <p>Where <math>n</math> is the number of memory clock and <math>r</math> is number rank of device.</p>
Maximum DQS delay to DIMM/device	<p>The delay of the longest DQS trace from the FPGA to the memory device, whether on a DIMM or the same PCB as the FPGA is expressed by the following equation:</p> $\max_r [\max_n (DQS_{n,r} PathDelay)]$ <p>Where <math>n</math> is the number of DQS and <math>r</math> is number of rank of DIMM/device. For example in dual-rank DIMM implementation, if there are 2 DQS in each rank DIMM, the maximum DQS delay is expressed by the following equation:</p> $\max(DQS_1 PathDelay rank 1, DQS_2 PathDelay rank 1, DQS_1 PathDelay rank 2, DQS_2 PathDelay rank 2)$

Parameter	Description
<b>Minimum delay difference between CK and DQS</b>	<p>The minimum skew or smallest positive skew (or largest negative skew) between the CK signal and any DQS signal when arriving at the same DIMM/device over all DIMMs/devices is expressed by the following equation:</p> $\min_r \left[ \min_{n, m} \{ (CK_{n,r} \text{Delay} - DQS_{m,r} \text{Delay}) \} \right]$ <p>Where <math>n</math> is the number of memory clock, <math>m</math> is the number of DQS, and <math>r</math> is the number of rank of DIMM/device. For example in dual-rank DIMM implementation, if there are 2 pairs of memory clock and 4 DQS signals (two for each clock) for each rank DIMM, the minimum delay difference between CK and DQS is expressed by the following equation:</p> $\min \{ (CK_{1,1} \text{Delay} - DQS_{1,1} \text{Delay}), (CK_{1,1} \text{Delay} - DQS_{2,1} \text{Delay}), (CK_{2,1} \text{Delay} - DQS_{3,1} \text{Delay}), (CK_{2,1} \text{Delay} - DQS_{4,1} \text{Delay}), \\ (CK_{1,2} \text{Delay} - DQS_{1,2} \text{Delay}), (CK_{1,2} \text{Delay} - DQS_{2,2} \text{Delay}), (CK_{2,2} \text{Delay} - DQS_{3,2} \text{Delay}), (CK_{2,2} \text{Delay} - DQS_{4,2} \text{Delay}) \}$ <p>This parameter value affects the write leveling margin for DDR3 interfaces with leveling in multi-rank configurations. This parameter value also applies to non-leveling configurations of any number of ranks with the requirement that DQS must have positive margins in Timequest Report DDR.</p> <p>For multiple boards, the minimum skew between the CK signal and any DQS signal when arriving at the same DIMM over all DIMMs is expressed by the following equation, if you want to use the same design for several different boards:</p> $\min_b^{boards} \left[ \min_g^{groups} [CK_{g,b} - DQS_{g,b}] \right]$

Parameter	Description
<p><b>Maximum delay difference between CK and DQS</b></p>	<p>The maximum skew or smallest negative skew (or largest positive skew) between the CK signal and any DQS signal when arriving at the same DIMM/device over all DIMMs/devices is expressed by the following equation:</p> $\max_r \left[ \max_{n, m} \{ (CK_{n,r} \text{Delay} - DQS_{m,r} \text{Delay}) \} \right]$ <p>Where <math>n</math> is the number of memory clock, <math>m</math> is the number of DQS, and <math>r</math> is the number of rank of DIMM/device. For example in dual-rank DIMM implementation, if there are 2 pairs of memory clock and 4 DQS signals (two for each clock) for each rank DIMM, the maximum delay difference between CK and DQS is expressed by the following equation:</p> $\max \{ (CK_{1,1} \text{Delay} - DQS_{1,1} \text{Delay}), (CK_{1,1} \text{Delay} - DQS_{2,1} \text{Delay}), (CK_{2,1} \text{Delay} - DQS_{3,1} \text{Delay}), (CK_{2,1} \text{Delay} - DQS_{4,1} \text{Delay}), (CK_{1,2} \text{Delay} - DQS_{1,2} \text{Delay}), (CK_{1,2} \text{Delay} - DQS_{2,2} \text{Delay}), (CK_{2,2} \text{Delay} - DQS_{3,2} \text{Delay}), (CK_{2,2} \text{Delay} - DQS_{4,2} \text{Delay}) \}$ <p>This value affects the write Leveling margin for DDR3 interfaces with leveling in multi-rank configurations. This parameter value also applies to non-leveling configurations of any number of ranks with the requirement that DQS must have positive margins in Timequest Report DDR.</p> <p>For multiple boards, the maximum skew (or largest positive skew) between the CK signal and any DQS signal when arriving at the same DIMM over all DIMMs is expressed by the following equation, if you want to use the same design for several different boards:</p> $\max_b \left[ \max_g \left[ CK_{g,b} - DQS_{g,b} \right] \right]$
<p><b>Maximum skew within DQS group</b></p>	<p>The largest skew among DQ and DM signals in a DQS group. This value affects the read capture and write margins for DDR2 and DDR3 SDRAM interfaces in all configurations (single or multiple chip-select, DIMM or component).</p> <p>For multiple boards, the largest skew between DQ and DM signals in a DQS group is expressed by the following equation:</p> $\max_b \left[ \max_g \left[ \max DQ_{g,b} - \min DQ_{g,b} \right] \right]$

Parameter	Description
<b>Maximum skew between DQS groups</b>	<p>The largest skew between DQS signals in different DQS groups. This value affects the resynchronization margin in memory interfaces without leveling such as DDR2 SDRAM and discrete-device DDR3 SDRAM in both single- or multiple chip-select configurations.</p> <p>For multiple boards, the largest skew between DQS signals in different DQS groups is expressed by the following equation, if you want to use the same design for several different boards:</p> $\underset{boards}{Max}_b \left[ \underset{groups}{Max}_g [DQS_{g,b}] - \underset{boards}{Min}_b \left[ \underset{groups}{Min}_g [DQS_{g,b}] \right] \right]$
<b>Average delay difference between DQ and DQS</b>	<p>The average delay difference between each DQ signal and the DQS signal, calculated by averaging the longest and smallest DQ signal delay values minus the delay of DQS. The average delay difference between DQ and DQS is expressed by the following equation:</p> $\frac{\sum_{n=1}^{n=n} \left[ \left( \frac{Longest\ DQ\ PathDelay + Shortest\ DQ\ PathDelay}{2} \right) - DQS_n PathDelay \right]}{n}$ <p>where <math>n</math> is the number of DQS groups. For multi-rank or multiple CS configuration, the equation is:</p> $\frac{\sum_{r=1}^{r=r} [Average\ delay\ difference\ between\ DQ\ and\ DQS\ in\ rank\ r]}{r}$
<b>Maximum skew within address and command bus</b>	<p>The largest skew between the address and command signals for a single board is expressed by the following equation:</p> $\frac{(MaxACdelay - MinCKdelay) - (MinACdelay - MaxCKdelay)}{2}$ <p>For multiple boards, the largest skew between the address and command signals is expressed by the following equation, if you want to use the same design for several different boards:</p> $\frac{\underset{boards}{Max}_b \left[ (MaxAC_b - MinCK_b) - \underset{boards}{Min}_b (MaxAC_b - MinCK_b) \right]}{2}$

Parameter	Description
<p><b>Average delay difference between address and command and CK</b></p>	<p>A value equal to the average of the longest and smallest address and command signal delay values, minus the delay of the CK signal. The value can be positive or negative. Positive values represent address and command signals that are longer than CK signals; negative values represent address and command signals that are shorter than CK signals. The average delay difference between address and command and CK is expressed by the following equation:</p> $\frac{\sum_{n=1}^{n=n} \left[ \left( \frac{Longest\ AC\ PathDelay + Shortest\ AC\ PathDelay}{2} \right) - CK_n\ PathDelay \right]}{n}$ <p>where <math>n</math> is the number of memory clocks. For multi-rank or multiple CS configuration, the equation is:</p> $\frac{\sum_{r=1}^{r=r} [Average\ delay\ difference\ between\ AC\ and\ CK\ in\ rank\ r]}{r}$ <p>The Quartus Prime software uses this skew to optimize the delay of the address and command signals to have appropriate setup and hold margins for DDR2 and DDR3 SDRAM interfaces. You should derive this value through board simulation.</p> <p>For multiple boards, the average delay difference between address and command and CK is expressed by the following equation, if you want to use the same design for several different boards:</p> $boards\ Avg_b \left[ \left( \frac{MaxAC_b + MinAC_b}{2} \right) - \left( \frac{MaxCK_b + MinCK_b}{2} \right) \right]$

**Related Information**

- [Analizing Timing of Memory IP chapter, External Memory Interface Handbook](#)  
Provides more information about derating method and measuring eye reduction.
- [Board Skew Parameter Tool](#)

**UniPHY Parameters—Controller Settings**

There are four groups of options: **Avalon Interface**, **Low Power Mode**, **Efficiency**, and **Configuration, Status and Error Handling**.

Table 5-12: Controller Settings - Avalon Interface

Parameter	Descriptions
<b>Generate power-of-2 data bus widths for Qsys or SOPC Builder</b>	<p>Rounds down the Avalon-MM side data bus to the nearest power of 2. You must enable this option for Qsys systems.</p> <p>If this option is enabled, the Avalon data buses are truncated to 256 bits wide. One Avalon read-write transaction of 256 bit width maps to four memory beat transactions, each of 72 bits (8 MSB bits are zero, while 64 LSB bits carry useful content). The four memory beats may comprise an entire burst length-of-4 transaction, or part of a burst-length-of-8 transaction.</p>
<b>Generate SOPC Builder compatible resets</b>	This option is not required when using the MegaWizard Plug-in Manager or Qsys.
<b>Maximum Avalon-MM burst length</b>	Specifies the maximum burst length on the Avalon-MM bus. Affects the <code>AVL_SIZE_WIDTH</code> parameter.
<b>Enable Avalon-MM byte-enable signal</b>	<p>When you turn on this option, the controller adds the byte enable signal (<code>avl_be</code>) for the Avalon-MM bus to control the data mask (<code>mem_dm</code>) pins going to the memory interface. You must also turn on <b>Enable DM pins</b> if you are turning on this option.</p> <p>When you turn off this option, the byte enable signal (<code>avl_be</code>) is not enabled for the Avalon-MM bus, and by default all bytes are enabled. However, if you turn on <b>Enable DM pins</b> with this option turned off, all write words are written.</p>
<b>Avalon interface address width</b>	The address width on the Avalon-MM interface.
<b>Avalon interface data width</b>	The data width on the Avalon-MM interface.

Table 5-13: Controller Settings - Low Power Mode

Parameter	Description
<b>Enable Self-Refresh Controls</b>	Enables the self-refresh signals on the controller top-level design. These controls allow you to control when the memory is placed into self-refresh mode.
<b>Enable Deep Power-Down Controls</b>	<p>Enables the Deep-Powerdown signals on the controller top level. These controls allow you to control when the memory is placed in Deep-Powerdown mode.</p> <p>This option is available only for LPDDR2 SDRAM.</p>
<b>Enable Auto Power-Down</b>	Allows the controller to automatically place the memory into power-down mode after a specified number of idle cycles. Specifies the number of idle cycles after which the controller powers down the memory in the auto-power down cycles parameter.

Parameter	Description
<b>Auto Power-Down Cycles</b>	The number of idle controller clock cycles after which the controller automatically powers down the memory. The legal range is from 1 to 65,535 controller clock cycles.

Table 5-14: Controller Settings - Efficiency

Parameter	Description
<b>Enable User Auto-Refresh Controls</b>	Enables the user auto-refresh control signals on the controller top level. These controller signals allow you to control when the controller issues memory autorefresh commands.
<b>Enable Auto-Precharge Control</b>	Enables the autoprecharge control on the controller top level. Asserting the autoprecharge control signal while requesting a read or write burst allows you to specify whether the controller should close (autopre-charge) the currently open page at the end of the read or write burst.
<b>Local-to-Memory Address Mapping</b>	Allows you to control the mapping between the address bits on the Avalon-MM interface and the chip, row, bank, and column bits on the memory: <ul style="list-style-type: none"> <li>• <b>Chip-Row-Bank-Col</b>—improves efficiency with sequential traffic.</li> <li>• <b>Chip-Bank-Row-Col</b>—improves efficiency with random traffic.</li> <li>• <b>Row-Chip-Bank-Col</b>—improves efficiency with multiple chip select and sequential traffic.</li> </ul>
<b>Command Queue Look-Ahead Depth</b>	Selects a look-ahead depth value to control how many read or writes requests the look-ahead bank management logic examines. Larger numbers are likely to increase the efficiency of the bank management, but at the cost of higher resource usage. Smaller values may be less efficient, but also use fewer resources. The valid range is from 1 to 16.
<b>Enable Reordering</b>	Allows the controller to perform command and data reordering that reduces bus turnaround time and row/bank switching time to improve controller efficiency.
<b>Starvation limit for each command</b>	Specifies the number of commands that can be served before a waiting command is served. The valid range is from 1 to 63.

Table 5-15: Controller Settings - Configuration, Status and Error Handling

Parameter	Description
<b>Enable Configuration and Status Register Interface</b>	Enables run-time configuration and status interface for the memory controller. This option adds an additional Avalon-MM slave port to the memory controller top level, which you can use to change or read out the memory timing parameters, memory address sizes, mode register settings and controller status. If Error Detection and Correction Logic is enabled, the same slave port also allows you to control and retrieve the status of this logic.
<b>CSR port host interface</b>	Specifies the type of connection to the CSR port. The port can be exported, internally connected to a JTAG Avalon Master, or both: <ul style="list-style-type: none"> <li>• <b>Internal (JTAG)</b>—connects the CSR port to a JTAG Avalon Master.</li> <li>• <b>Avalon-MM Slave</b> —exports the CSR port.</li> <li>• <b>Shared</b>—exports and connects the CSR port to a JTAG Avalon Master.</li> </ul>
<b>Enable Error Detection and Correction Logic</b>	Enables ECC for single-bit error correction and double-bit error detection. MAX 10 devices supports ECC only for 16 bits + 8 bits ECC memory configuration.
<b>Enable Auto Error Correction</b>	Allows the controller to perform auto correction when a single-bit error is detected by the ECC logic.  To turn this on, you must first turn on <b>Enable Error Detection and Correction Logic</b> .

## UniPHY Parameters—Diagnostics

There is one option group supported for MAX 10 devices: **Simulation Options**.

Table 5-16: Diagnostics - Simulation Options

Parameter	Description
<b>Enable verbose memory model output</b>	Turn on this option to display more detailed information about each memory access during simulation.

# MAX 10 External Memory Interface User Guide Archives



2017.02.21

UG-M10EMI



Subscribe



Send Feedback

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
16.0	<a href="#">MAX 10 External Memory Interface User Guide</a>
15.1	<a href="#">MAX 10 External Memory Interface User Guide</a>
15.0	<a href="#">MAX 10 External Memory Interface User Guide</a>
14.1	<a href="#">MAX 10 External Memory Interface User Guide</a>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

# Additional Information for MAX 10 External Memory Interface User Guide



2017.02.21

UG-M10EMI



Subscribe



Send Feedback

## Document Revision History for MAX 10 External Memory Interface User Guide

Date	Version	Changes
February 2017	2017.02.21	<ul style="list-style-type: none"><li>Rebranded as Intel.</li></ul>
October 2016	2016.10.28	<ul style="list-style-type: none"><li>Updated Memory Standards Supported by the Soft Memory Controller for MAX 10 devices table.</li></ul>
May 2016	2016.05.02	<ul style="list-style-type: none"><li>Updated UniPHY IP core parameter settings for LPDDR2, DDR2 and DDR3.</li><li>Updated Supported Maximum External Memory Interface Width in MAX 10 Device Packages table.</li><li>Added MAX 10 External Memory Interface User Guide Archives table.</li><li>Updated DDR2, DDR3 and LPDDR2 can use only user I/O pins from banks 5 and 6 of MAX 10 devices to generate address and control or command signals..</li></ul>
November 2015	2015.11.02	<ul style="list-style-type: none"><li>Added links to MAX 10 DDR3 UniPHY IP core reference design.</li><li>Added topic that lists the maximum external memory interface widths supported for different MAX 10 device packages.</li><li>Removed the topics about the IP catalog and parameter editor, generating IP cores, and the files generated by the IP core, and added a link to <i>Introduction to Altera IP Cores</i>.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

Date	Version	Changes
May 2015	2015.05.11	Added on board termination recommendation for DDR3 component.
May 2015	2015.05.04	<ul style="list-style-type: none"> <li>• Updated the footnote in the topic about external memory interface support and performance to specify that the default maximum frequency for LPDDR2 is 167 MHz.</li> <li>• Removed the F672 package from the 10M25 device.</li> <li>• Removed the note about contacting Altera for DDR3, DDR3L, DDR2, and LPDDR2 external memory interface support. The Quartus Prime software supports these external memory interfaces from version 15.0.</li> <li>• Added a topic about the PHYCLK network.</li> <li>• Moved information about recommended LPDDR2 termination scheme into a new topic under LPDDR2 design considerations section. The information was previously in the topic about recommended DDR2/DDR3 termination schemes.</li> <li>• Updated the guidelines about board design requirement to improve clarity.</li> <li>• Updated and added related information links to relevant information.</li> <li>• Added a topic about the low power feature available from version 15.0 of the Quartus Prime software.</li> <li>• Updated the topic about the phase detector to add a figure showing the VT tracking system overview.</li> </ul>

Date	Version	Changes
December 2014	2014.12.15	<ul style="list-style-type: none"> <li>• Changed Altera MAX 10 EMIF IP core to UniPHY IP core.</li> <li>• Removed reference to DIMM in a footnote under the table that lists the termination recommendations for DDR2 component. The UniPHY IP core for MAX 10 does not support DIMM.</li> <li>• Added a list of the MAX 10 memory controller features.</li> <li>• Added "Preliminary" tag to the table that lists the I/Os unavailable in certain MAX 10 packages while implementing DDR3 or LPDDR2 external memory interfaces.</li> <li>• Updated the board design requirement with additional guidelines.</li> <li>• Added information for the MAX 10 external memory interface UniPHY IP core. This addition includes the chapters about external memory interface implementation and IP core references.</li> <li>• Edited texts and added related information links to improve clarity.</li> </ul>
September 2014	2014.09.22	Initial release.