# AMD64 Technology 

## 128-Bit SSE5 Instruction Set

| Publication No. | Revision | Date |
| :--- | :--- | :--- |
| $\mathbf{4 3 4 7 9}$ | $\mathbf{3 . 0 0}$ | August 2007 |

© 2007 Advanced Micro Devices, Inc. All rights reserved.
The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

## Trademarks

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.
MMX is a trademark of Intel Corporation.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

## Contents

Revision History ..... xi
Preface. ..... xiii
1 New 128-Bit Instructions ..... 1
1.1 New 128-Bit Media Instruction Format .....  1
1.2 Four-Operand 128-Bit Media Instructions ..... 3
1.3 Three-Operand 128-Bit Media Instructions ..... 5
1.4 Other 128-Bit Media Instructions ..... 6
$1.5 \quad$ 16-Bit Floating-Point Data Type ..... 7
1.6 Floating Point Multiply and Add/Subtract ..... 9
1.7 Integer Multiply (Add) and Accumulate Instructions ..... 10
1.8 Packed Integer Horizontal Add and Subtract ..... 12
1.9 Vector Conditional Moves. ..... 13
1.10 Packed Integer Rotates and Shifts ..... 14
1.11 Floating Point Comparison and Predicate Generation ..... 14
1.12 Test Instruction ..... 15
1.13 Precision Control and Rounding ..... 16
1.14 Convert ..... 16
2 SSE5 128-Bit Media Instructions ..... 17
2.1 Notation ..... 17
2.2 Instruction Reference ..... 18
COMPD ..... 18
COMPS ..... 21
COMSD ..... 24
COMSS ..... 28
CVTPH2PS ..... 31
CVTPS2PH ..... 33
FMADDPD ..... 36
FMADDPS ..... 39
FMADDSD ..... 42
FMADDSS ..... 45
FMSUBPD ..... 48
FMSUBPS ..... 51
FMSUBSD. ..... 54
FMSUBSS ..... 57
FNMADDPD ..... 60
FNMADDPS ..... 63
FNMADDSD ..... 66
FNMADDSS ..... 69
FNMSUBPD ..... 72
FNMSUBPS ..... 75
FNMSUBSD ..... 78
FNMSUBSS ..... 81
FRCZPD ..... 84
FRCZPS ..... 86
FRCZSD ..... 88
FRCZSS ..... 90
PCMOV ..... 92
PCOMB ..... 95
PCOMD ..... 98
PCOMQ ..... 101
PCOMUB ..... 104
PCOMUD ..... 107
PCOMUQ ..... 110
PCOMUW ..... 113
PCOMW ..... 116
PERMPD ..... 119
PERMPS ..... 123
PHADDBD ..... 127
PHADDBQ ..... 129
PHADDBW ..... 131
PHADDDQ ..... 133
PHADDUBD ..... 135
PHADDUBQ ..... 137
PHADDUBW ..... 139
PHADDUDQ ..... 141
PHADDUWD ..... 143
PHADDUWQ ..... 145
PHADDWD ..... 147
PHADDWQ ..... 149
PHSUBBW ..... 151
PHSUBDQ ..... 153
PHSUBWD ..... 155
PMACSDD ..... 157
PMACSDQH ..... 160
PMACSDQL ..... 163
PMACSSDD ..... 166
PMACSSDQH ..... 169
PMACSSDQL ..... 172
PMACSSWD ..... 175
PMACSSWW ..... 178
PMACSWD ..... 181
PMACSWW ..... 184
PMADCSSWD ..... 187
PMADCSWD ..... 190
PPERM ..... 193
PROTB ..... 197
PROTD. ..... 200
PROTQ. ..... 203
PROTW ..... 206
PSHAB ..... 209
PSHAD ..... 211
PSHAQ ..... 213
PSHAW ..... 215
PSHLB ..... 217
PSHLD. ..... 219
PSHLQ. ..... 222
PSHLW ..... 224
PTEST ..... 226
ROUNDPD ..... 228
ROUNDPS ..... 231
ROUNDSD ..... 234
ROUNDSS ..... 237

## AMDA

AMD64 Technology
AMDE

## Figures

Figure 1-1. Instruction Byte-Order ..... 2
Figure 1-2. Opcode3 Byte Format ..... 2
Figure 1-3. DREX Byte Format. ..... 3
Figure 1-4. 16-Bit Floating-Point Data Type. .....  8
Figure 1-5. Operation of Multiplication with Addition/Subtraction Instructions ..... 9
Figure 1-6. Operation of Multiply and Accumulate Instructions ..... 11
Figure 1-7. Operation of Multiply, Add and Accumulate Instructions ..... 12

## AMDA

AMD64 Technology

43479—Rev. 3.00—August 2007
AMD64 Technology

## Tables

Table 1-1. Opcode3 Byte Fields ..... 2
Table 1-2. Operation Size - OPS .....  2
Table 1-3. DREX Byte Fields .....  3
Table 1-4. Operand Configurations for Four-Operand Instructions ..... 4
Table 1-5. Four Operand Instruction Opcode Map ..... 4
Table 1-6. NaN Results for SRC1 * SRC2 + SRC3 ..... 5
Table 1-7. Operand Configurations for Three Operand Instructions ..... 6
Table 1-8. Three Operand Instruction Opcode Map ..... 6
Table 1-9. One/Two Operand Instruction Opcode Map ..... 7
Table 1-10. Supported 16-Bit Floating-Point Encodings ..... 8
Table 2-1. PERMPD Control Byte ..... 120
Table 2-2. PERMPS Control Byte ..... 124
Table 2-3. PPERM Control Byte ..... 194
Table 2-4. Rounding Modes and Encoding of Rounding Control (RC) Field ..... 228
Table 2-5. Rounding Modes and Encoding of Rounding Control (RC) Field ..... 231
Table 2-6. Rounding Modes and Encoding of Rounding Control (RC) Field ..... 234
Table 2-7. Rounding Modes and Encoding of Rounding Control (RC) Field ..... 237

## AMDA

AMD64 Technology
43479—Rev 3.00—August 2007 AMDE

## Revision History

| Date | Revision | Description |  |
| :---: | :---: | :--- | :--- |
| August 2007 | 3.00 | Initial public release. |  |

## AMDil

AMD64 Technology

| AMD |  |
| ---: | ---: |
| 43479—Rev. 3.00—August 2007 | AMD64 Technology |

## Preface

## About This Book

This book consists of documentation changes and additions to the multivolume AMD64 Architecture Programmer's Manual. The following table lists each volume and its order number.

| Title | Order No. |
| :--- | :--- |
| Volume 1, Application Programming | 24592 |
| Volume 2, System Programming | 24593 |
| Volume 3, General-Purpose and System Instructions | 24594 |
| Volume 4, 128-Bit Media Instructions | 26568 |
| Volume 5, 64-Bit Media and x87 Floating-Point Instructions | 26569 |

## Audience

This document is intended for all programmers writing application or system software for a processor that implements the AMD64 architecture.

## AMDA

AMD64 Technology

## 1 New 128-Bit Instructions

This release of the AMD64 architecture introduces many new 128-bit instructions. The AMD64 128bit media instructions are discussed in detail in the AMD64 Architecture Programmer's Manual Volume 4: 128-Bit Media Instructions, order\# 26568. This document describes new instructions, including new three-operand instructions. Included are 23 base instructions, expanding to more than 100 total instructions, are designed to:

- Improve performance by increasing the work per instruction and
- Remove loads by reducing saving or reloading of register operands

New instructions include:

- Fused multiply accumulate (FMACxx) instructions
- Integer multiply accumulate (IMAC, IMADC) instructions
- Permutation and conditional move instructions
- Vector compare and test instructions
- Precision control, rounding, and conversion instructions

Support for these instructions is provided by a new instruction encoding, which adds a third opcode byte (Opcode3). For the three- and four-operand instructions, a new $D R E X$ byte defines the destination register and provides the register extension information normally contained in a REX prefix. The REX prefix is not allowed with those instructions.

Support for the new instructions is indicated by ECX bit 11 (SSE5) as returned by CPUID function 8000_0001h. Attempting to execute these instructions causes a \#UD exception if they are not present in the hardware.

### 1.1 New 128-Bit Media Instruction Format

This release introduces a new 128-bit media instruction format, which adds a third opcode byte, Opcode3. These instructions use opcodes 0F $2400-\mathrm{FFh}$ and $0 \mathrm{~F} 2500-\mathrm{FFh}$. Another new byte, the DREX byte, specifies the destination register and the REX extensions on the source operands. Instruction group 0 F 25 h is assigned to instructions that require a one-byte immediate operand, 0 F 24 h is assigned to instructions that do not. Prefixes 66h, F2h, and F3h can be used with opcode groups 0 F 24 h and 0 F 25 h to create new instruction maps. An invalid opcode exception results if a REX prefix is used with these opcodes.

Figure 1-1 on page 2 shows the byte order of the instruction format. The Opcode 3 byte appears immediately after the two-byte Opcode, and the DREX byte appears immediately after the SIB byte (or ModRM byte, if there is no SIB byte).


Figure 1-1. Instruction Byte-Order

### 1.1.1 Opcode3 Byte

The format of the Opcode3 byte is shown in Figure 1-2. A description of the fields is provided in Table 1-1.

| 7 | 3 |  |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode | OC1 | OPS |  |  |  |  |

Figure 1-2. Opcode3 Byte Format
Table 1-1. Opcode3 Byte Fields

| Field | Bit <br> Position | Definition |
| :---: | :---: | :--- |
| Opcode | $7-3$ | Provides additional opcode bits for the instructions |
| OC1 | 2 | Operand Configuration Bit 1-Together with OC0, defines the order of the operands in <br> the three and four operand instruction formats. For the four operand instruction format, <br> see Table 1-4, "Operand Configurations for Four-Operand Instructions", on page 4 for <br> details. For the three operand instruction format, see Table 1-7, "Operand <br> Configurations for Three Operand Instructions", on page 6. |
| OPS | $1-0$ | Operation Size - provides the size of the operation for both integer and floating-point. <br> See Table 1-2 for details. |

Table 1-2. Operation Size - OPS

| Opcode3.OPS | Integer Operation | Floating-Point <br> Operation |
| :---: | :---: | :---: |
| 00 | Byte | PS |
| 01 | Word | PD |
| 10 | Doubleword | SS |
| 11 | Quadword | SD |

### 1.1.2 DREX Byte

The format of the DREX byte is shown in Figure 1-3. A description of the fields is provided in Table 1-3 below.

| 7 |  |  | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 |  |  |
| dest | OCO | R | X | B |

Figure 1-3. DREX Byte Format

## Table 1-3. DREX Byte Fields

| Mnemonic | Bit <br> Position | Definition |
| :--- | :---: | :--- |
| DREX.dest | $7-4$ | XMM destination register |
| DREX.OC0 | 3 | Operand Configuration Bit 0 - Together with OC1, defines the order of the operands <br> in the four operand instruction format. See Table 1-4, "Operand Configurations for <br> Four-Operand Instructions", on page 4 for details. |
| DREX.R | 2 | 1-bit (high) extension of the ModRM reg field, thus permitting access to 16 XMM <br> registers. |
| DREX.X | 1 | 1-bit (high) extension of the SIB index field, thus permitting access to 16 registers. |
| DREX.B | 0 | 1-bit (high) extension of the ModRM $r / m$ field, SIB base field, or opcode reg field, <br> thus permitting access to 16 registers. |

Bits 7 and 2:0 are ignored in modes other than 64-bit.

### 1.2 Four-Operand 128-Bit Media Instructions

Some 128-bit media instructions have been derived from four-operand operations that require three input operands and one destination register. This is accomplished by mapping one of the three source operands to the destination operand by means of the DREX.dest field.

FMADDPS is an example of a four operand instruction:
FMADDPS dest, src1, src2, src3; dest = src1 * src2 + src3
The first operand is the destination operand and is an XMM register addressed by the 4-bit DREX.dest field. The second, third and fourth operands are source operands. One source operand is an XMM register addressed by the ModRM.reg field, another source operand is an XMM register or a memory operand addressed by the ModRM.r/m field, and another source operand is the same register as the destination register.

The OC1 and OC0 bits combine to determine which source operand is specified by which operand field in the opcode, as shown in Table 1-4 on page 4.

Instructions beginning with opcode bytes 0 F 24 h or 0 F 25 h take a DREX byte and do not use a REX prefix. The DREX.B, DREX.R and DREX.X bits are used to allow access to the REX registers.

Table 1-4. Operand Configurations for Four-Operand Instructions

| OC[1:0] | dest | src1 | src2 | src3 |
| :---: | :---: | :---: | :---: | :---: |
| 00b | DREX.dest | DREX.dest | modrm.reg | modrm.r/m |
| 01b | DREX.dest | DREX.dest | modrm.r/m | modrm.reg |
| 10 b | DREX.dest | modrm.reg | modrm.r/m | DREX.dest |
| 11 b | DREX.dest | modrm.r/m | modrm.reg | DREX.dest |

The four operand instructions have opcodes in the 0F 24 h and 0 F 25 h opcode pages. See Table 1-5.

Table 1-5. Four Operand Instruction Opcode Map

| Operation | Opcode | Opcode3 [7:3] | Opcode3 [2] OC1 | $\begin{array}{\|c\|} \hline \text { Opcode3 } \\ {[1: 0]} \\ \text { OPS } \end{array}$ | $\begin{gathered} \hline \text { DREX } \\ \text { [3] } \\ \text { OCO } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{COM}^{\text {a }}$ | 0F 25 2C-2Fh | 00101b | 1b | OPS | 0b |
| FMADD ${ }^{\text {a }}$ | OF 24 00-07h | 00000b | OC1 | OPS | OCO |
| FMSUB $^{\text {a }}$ | OF 24 08-0Fh | 00001b | OC1 | OPS | OCO |
| FNMADD ${ }^{\text {a }}$ | OF 24 10-17h | 00010b | OC1 | OPS | OCO |
| FNMSUB $^{\text {a }}$ | 0F 24 18-1Fh | 00011b | OC1 | OPS | OCO |
| PCOM ${ }^{\text {a }}$ | 0F 25 4C-4Fh | 01001b | 1b | OPS | 0b |
| PCOMU ${ }^{\text {a }}$ | OF 25 6C-6Fh | 01101b | 1b | OPS | 0b |
| PERMPS | 0F 24 20,24h | 00100b | OC1 | 00b | OCO |
| PERMPD | OF 24 21,25h | 00100b | OC1 | 01b | OC0 |
| PCMOV | OF 24 22,26h | 00100b | OC1 | 10b | OCO |
| PPERM | OF 24 23,27h | 00100b | OC1 | 11b | OC0 |
| PMACSSWW | 0F 2485 h | 10000b | 1b | 01b | Ob |
| PMACSWW | OF 2495 h | 10010b | 1b | 01b | Ob |
| PMACSSWD | 0F 2486 h | 10000b | 1b | 10b | Ob |
| PMACSWD | 0F 24 96h | 10010b | 1b | 10b | Ob |
| PMACSSDD | 0F 248 Eh | 10001b | 1b | 10b | Ob |
| PMACSDD | OF 24 9Eh | 10011b | 1b | 10b | Ob |
| PMACSSDQL | 0F 2487 h | 10000b | 1b | 11b | Ob |
| PMACSDQL | 0F 24 97h | 10010b | 1b | 11b | Ob |
| PMACSSDQH | 0F 248 Fh | 10001b | 1b | 11b | Ob |
| PMACSDQH | 0F 24 9Fh | 10011b | 1b | 11b | Ob |

Table 1-5. Four Operand Instruction Opcode Map (continued)

| Operation | Opcode | Opcode3 <br> $[7: 3]$ | Opcode3 <br> [2] <br> OC1 | Opcode3 <br> $[1: 0]$ <br> OPS | DREX <br> [3] <br> OC0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PMADCSSWD | OF 24 A6h | 10100 b | 1 b | 10 b | 0 b |
| PMADCSWD | OF 24 B6h | 10110 b | 1 b | 10 b | 0 b |

a. Indicates four instruction variants (_PS, _PD, _SS and _SD) specified by the OPS field.

### 1.2.1 NaN Results on FMAC Instructions

When a three source operand floating-point operation such as FMADDPS produces a QNaN result, its value is determined by the rules in Table 1-6.

Table 1-6. $\quad$ NaN Results for SRC1 * SRC2 + SRC3

| SRC1 | SRC2 | SRC3 | Result |
| :---: | :---: | :---: | :---: |
| SNaN1 | any | any | QNaN1, IE |
| QNaN1 | SNaN2 | any | QNaN1, IE |
| QNaN1 | any | SNaN3 | QNaN1, IE |
| ! NaN | SNaN2 | any | QNaN2, IE |
| ! NaN | QNaN2 | SNaN3 | QNaN2, IE |
| !NaN | ! NaN | SNaN3 | QNaN3, IE |
| QNaN1 | !SNaN2 | !SNaN3 | QNaN1 |
| ! NaN | QNaN2 | !SNaN3 | QNaN2 |
| ! NaN | ! NaN | QNaN3 | QNaN3 |
| zero | infinity | ! NaN | QNaN(indefinite), IE |
| infinity | zero | ! NaN | QNaN(indefinite), IE |
| product=+infinity ${ }^{\text {a }}$ |  | -infinity | QNaN(indefinite), IE |
| product=-infinity ${ }^{\text {a }}$ |  | +infinity | QNaN(indefinite), IE |

a. The +infinity or -infinity product requires one source operand to be infinity and the other source operand to be a valid non-zero value.

QNaN—quiet NaN
SNaN—signaling NaN
! SNaN —a number that does not represent a signaling NaN .
! NaN —either normal, denormal (including zero) or infinity
IE-Invalid-operation exception

### 1.3 Three-Operand 128-Bit Media Instructions

Some instructions have two source operands and a destination operand.
PROTB is an example of a three operand instruction:

PROTB dest, src, count dest $=$ src $\ll / \gg$ count
The first operand is the destination operand, and is an XMM register addressed by the 4-bit DREX.dest field. The second and third operands are source operands. One source operand is an XMM register addressed by the ModRM.reg field, the other source operand is an XMM register or memory operand addressed by the ModRM.r/m field.

In the three-operand format the OC 1 bit is used as an extension to the opcode. The OC0 bit determines which source operand is specified by which operand field, as shown in Table 1-7.

The instructions with a DREX byte do not use the REX prefix. The DREX.R, DREX.B and DREX.X bits are used to allow access to the REX registers.

Table 1-7. Operand Configurations for Three Operand Instructions

| OC0 | dest | src | count |
| :---: | :---: | :---: | :---: |
| Ob | drex.dest | modrm.reg | modrm.r/m |
| 1b | drex.dest | modrm.r/m | modrm.reg |

The three operand instructions have opcodes in the 0F 24h page. See Table 1-8.
Table 1-8. Three Operand Instruction Opcode Map

| Operation | Opcode | Opcode3[7:3] | Opcode3[2] <br> OC1 | Opcode3[1:0] <br> OPS | DREX[3] <br> OC0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PROT $^{\text {a }}$ | OF $2440-43 \mathrm{~h}$ | 01000 b | Ob | OPS | OC0 |
| PSHL $^{\text {a }}$ | OF $2444-47 \mathrm{~h}$ | 01000 b | 1 b | OPS | OC0 |
| PSHA $^{\text {a }}$ | OF $2448-4 \mathrm{Bh}$ | 01001 b | Ob | OPS | OC0 |

a. Indicates four instruction variants (_B, $W$ W, _D and _Q) specified by the OPS field.

Note that there is only one operand configuration for the COM, PCOM and PCOMU instructions. The OC0 bit is zero.

### 1.4 Other 128-Bit Media Instructions

Other instructions use the normal two byte operand assignment. The first instruction operand (xmm1) is the destination, addressed by the ModRM.reg field. The second operand (xmm2/mem128) is either an XMM register or memory operand, as determined by the ModRM and SIB.

CVTPH2PS is an example of a two operand instruction.

> CVTPH2PS xmm1, xmm2/mem64

The new instructions with one or two operands are assigned to two-byte opcodes 0F 3Ah (ROUND), 0F 7Ah, 0F 7Bh (PROTx) and 0F 38h (PTEST). See Table 1-9 on page 7.

Table 1-9. One/Two Operand Instruction Opcode Map

| Operation | Opcode | Opcode3[7:3] | $\begin{gathered} \text { Opcode3[2] } \\ \text { OC1 } \end{gathered}$ | $\begin{gathered} \text { Opcode3[1:0] } \\ \text { OPS } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| FRCZ ${ }^{\text {b }}$ | 0F 7A 10-13h | 00010b | Ob | OPS |
| CVTPH2PS | 0F 7A 30h | 00110b | 0b | 00b |
| CVTPS2PH | 0F 7A 31h | 00110b | 0b | 01b |
| PHADDBW | 0F 7A 41h | 01000b | 0b | 01b |
| PHADDBD | 0F 7A 42h | 01000b | 0b | 10b |
| PHADDBQ | 0F 7A 43h | 01000b | 0b | 11b |
| PHADDWD | 0F 7A 46h | 01000b | 1b | 10b |
| PHADDWQ | 0F 7A 47h | 01000b | 1b | 11b |
| PHADDDQ | 0F 7A 4Bh | 01001b | 0b | 11b |
| PHADDUBW | 0F 7A 51h | 01010b | 0b | 01b |
| PHADDUBD | 0F 7A 52h | 01010b | 0b | 10b |
| PHADDUBQ | 0F 7A 53h | 01010b | 0b | 11b |
| PHADDUWD | 0F 7A 56h | 01010b | 1b | 10b |
| PHADDUWQ | 0F 7A 57h | 01010b | 1b | 11b |
| PHADDUDQ | 0F 7A 5Bh | 01011b | 0b | 11b |
| PHSUBBW | 0F 7A 61h | 01100b | Ob | 01b |
| PHSUBWD | 0F 7A 62h | 01100b | 0b | 10b |
| PHSUBDQ | 0F 7A 63h | 01100b | 0b | 11b |
| PROT $^{\text {a }}$ | 0F 7B 40-43h | 01000b | Ob | OPS |
| PTEST | 660 F 3817 | 00010b | 1b | 11b |
| ROUND ${ }^{\text {b }}$ | 66 0F 3A 08-0B | 00001b | 0b | OPS |

a. Indicates four instruction variants (_B, _W, _D and _Q) specified by the OPS field.
b. Indicates four instruction variants (_PS, _PD, _SS and _SD) specified by the OPS field.

### 1.5 16-Bit Floating-Point Data Type

SSE5 introduces a new 16-bit floating-point data type and two instructions (CVTPS2PH and CVTPH2PS) to convert 16-bit floating-point values to and from single-precision format.

The 16-bit floating-point data type, shown in Figure 1-4 on page 8, includes a 1-bit sign, a 5-bit exponent with a bias of 15 and a 10-bit significand. The integer bit is implied, making a total of 11 bits in the significand. The value of the integer bit can be inferred from the number encoding. Table 1-10 on page 8 shows the floating-point encodings of supported numbers and non-numbers.

| 15 | 14 |  |
| :---: | :--- | :--- |
| S | Biased Exponent | Significand |

Figure 1-4. 16-Bit Floating-Point Data Type

## Table 1-10. Supported 16-Bit Floating-Point Encodings

| Sign | Bias Exponent | Significand ${ }^{\text {a }}$ | Classification |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 11111 | $\begin{gathered} 1.0111111111 \\ \text { to } \\ 1.0000000001 \end{gathered}$ | Positive Non-Number | SNaN |
| 0 | 11111 | $\begin{gathered} 1.1111111111 \\ \text { to } \\ 1.1000000001 \end{gathered}$ |  | QNaN |
| 0 | 11111 | 1.0000000000 | Positive Floating-Point Numbers | Positive Infinity |
| 0 | $\begin{gathered} 11110 \\ \text { to } \\ 00001 \end{gathered}$ | $\begin{gathered} 1.1111111111 \\ \text { to } \\ 1.0000000000 \end{gathered}$ |  | Positive Normal |
| 0 | 00000 | $\begin{gathered} 0.1111111111 \\ \text { to } \\ 0.0000000001 \end{gathered}$ |  | Positive Denormal |
| 0 | 00000 | 0.0000000000 |  | Positive Zero |
| 1 | 00000 | 0.0000000000 | Positive Floating-Point Numbers | Negative Zero |
| 1 | 00000 | $\begin{gathered} 0.0000000001 \\ \text { to } \\ 0.1111111111 \end{gathered}$ |  | Negative Denormal |
| 1 | $\begin{gathered} 00001 \\ \text { to } \\ 11110 \end{gathered}$ | $\begin{gathered} 1.0000000000 \\ \text { to } \\ 1.1111111111 \end{gathered}$ |  | Negative Normal |
| 1 | 11111 | 1.0000000000 |  | Negative Infinity |
| 1 | 11111 | $\begin{gathered} 1.0000000001 \\ \text { to } \\ 1.0111111111 \end{gathered}$ | Negative Non-Number | SNaN |
| 1 | 11111 | $\begin{gathered} 1.1000000001 \\ \text { to } \\ 1.1111111111 \end{gathered}$ |  | QNaN |

a. The " 1. " and " 0. ." prefixes represent the implicit integer bit.

### 1.6 Floating Point Multiply and Add/Subtract

The combined operation of the floating-point (negative) multiplication and addition/subtraction operations is shown in Figure 1-5. The negative multiply instructions apply the negation to the results of the multiplication before applying the addition or subtraction operation.
(Negative) Multiply with Add/Subtract Instructions


Figure 1-5. Operation of Multiplication with Addition/Subtraction Instructions
The SSE5 instructions set includes the following combined multiply with add/subtract instructions. Note that scalar instructions only operate on the lowest element of the specified size in the source and destination registers; the contents of the upper elements of the source and destination registers are unaffected by the operation.

- FMADDPS—Multiply and Add Packed Single-Precision Floating Point
- FMADDPD—Multiply and Add Packed Double-Precision Floating Point
- FMADDSS—Multiply and Add Scalar Single-Precision Floating Point
- FMADDSD—Multiply and Accumulate Scalar Double-Precision Floating Point
- FMSUBPS—Multiply and Subtract Packed Single-Precision Floating-Point
- FMSUBPD—Multiply and Subtract Packed Double-Precision Floating-Point
- FMSUBSS—Multiply and Subtract Scalar Single-Precision Floating-Point
- FMSUBSD—Multiply and Subtract Scalar Double-Precision Floating-Point
- FNMADDPS—Negative Multiply and Add Packed Single-Precision Floating-Point
- FNMADDPD—Negative Multiply and Add Packed Double-Precision Floating-Point
- FNMADDSS—Negative Multiply and Add Scalar Single-Precision Floating-Point
- FNMADDSD—Negative Multiply and Add Scalar Double-Precision Floating-Point
- FNMSUBPS—Negative Multiply and Subtract Packed Single-Precision Floating-Point
- FNMSUBPD—Negative Multiply and Subtract Packed Double-Precision Floating-Point
- FNMSUBSS—Negative Multiply and Subtract Scalar Single-Precision Floating-Point
- FNMSUBSD—Negative Multiply and Subtract Scalar Double-Precision Floating-Point


### 1.7 Integer Multiply (Add) and Accumulate Instructions

The multiply and accumulate and multiply, add and accumulate instructions operate on and produce packed signed integer values. These instructions allow the accumulation of results from (possibly) many iterations of similar operations without a separate intermediate addition operation to update the accumulator register. The accumulator is both a source (src3) and a destination register (dest)-it is an XMM register addressed by the DREX.dest field.

### 1.7.1 Saturation

Some instructions limit the result of an operation to the maximum or minimum value representable by the data type of the destination-an operation known as saturation. Many of the integer multiply and accumulate instructions saturate the cumulative results of the multiplication and addition (accumulation) operations before writing the final results to the destination (accumulator) register.

Note, however, that not all multiply and accumulate instructions saturate results. (For further discussion of saturation, see the AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order\# 24592.)

### 1.7.2 Multiply and Accumulate Instructions

The operation of a typical SSE5 integer multiply and accumulate instruction is shown in Figure 1-6 on page 11.

The multiply and accumulate instructions operate on and produce packed signed integer values. These instructions first multiply the value in the first source operand by the corresponding value in the second source operand. Each signed integer product is then added to the corresponding value in the third source operand, which is the accumulator and is identical to the destination operand. The results may or may not be saturated prior to being written to the destination register, depending on the instruction.


Figure 1-6. Operation of Multiply and Accumulate Instructions
The SSE5 instruction set provides the following integer multiply and accumulate instructions.

- PMACSSWW—Packed Multiply Accumulate Signed Word to Signed Word with Saturation
- PMACSWW—Packed Multiply Accumulate Signed Word to Signed Word
- PMACSSWD—Packed Multiply Accumulate Signed Word to Signed Doubleword with Saturation
- PMACSWD—Packed Multiply Accumulate Signed Word to Signed Doubleword
- PMACSSDD—Packed Multiply Accumulate Signed Doubleword to Signed Doubleword with Saturation
- PMACSDD—Packed Multiply Accumulate Signed Doubleword to Signed Doubleword
- PMACSSDQL—Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword with Saturation
- PMACSSDQH—Packed Multiply Accumulate Signed High Doubleword to Signed Quadword with Saturation
- PMACSDQL—Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword
- PMACSDQH—Packed Multiply Accumulate Signed High Doubleword to Signed Quadword


### 1.7.3 SSE5 Integer Multiply, Add and Accumulate Instructions

The operation of the multiply, add and accumulate instructions is illustrated in Figure 1-7.
The multiply, add and accumulate instructions first multiply each packed signed integer value in the first source operand by the corresponding packed signed integer value in the second source operand. The odd and even adjacent resulting products are then added. Each resulting sum is then added to the corresponding packed signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register addressed by the DREX.dest field.


Figure 1-7. Operation of Multiply, Add and Accumulate Instructions
The SSE5 instruction set provides the following integer multiply, add and accumulate instructions.

- PMADCSSWD—Packed Multiply Add and Accumulate Signed Word to Signed Doubleword with Saturation
- PMADCSWD—Packed Multiply Add and Accumulate Signed Word to Signed Doubleword


## $1.8 \quad$ Packed Integer Horizontal Add and Subtract

The packed horizontal add and subtract signed byte instructions successively add adjacent pairs of signed integer values from the second source XMM register or 128-bit memory operand and pack the (sign-extended) integer result of each addition in the destination (first source).

- PHADDBW—Packed Horizontal Add Signed Byte to Signed Word
- PHADDBD—Packed Horizontal Add Signed Byte to Signed Doubleword
- PHADDBQ—Packed Horizontal Add Signed Byte to Signed Quadword
- PHADDDQ—Packed Horizontal Add Signed Doubleword to Signed Quadword
- PHADDUBW—Packed Horizontal Add Unsigned Byte to Word
- PHADDUBD—Packed Horizontal Add Unsigned Byte to Doubleword
- PHADDUBQ—Packed Horizontal Add Unsigned Byte to Quadword
- PHADDUWD—Packed Horizontal Add Unsigned Word to Doubleword
- PHADDUWQ—Packed Horizontal Add Unsigned Word to Quadword
- PHADDUDQ—Packed Horizontal Add Unsigned Doubleword to Quadword
- PHADDWD—Packed Horizontal Add Signed Word to Signed Doubleword
- PHADDWQ—Packed Horizontal Add Signed Word to Signed Quadword
- PHSUBBW—Packed Horizontal Subtract Signed Byte to Signed Word
- PHSUBWD—Packed Horizontal Subtract Signed Word to Signed Doubleword
- PHSUBDQ—Packed Horizontal Subtract Signed Doubleword to Signed Quadword


### 1.9 Vector Conditional Moves

SSE5 instructions include four vector conditional moves instructions:

- PCMOV—Vector Conditional Moves
- PPERM—Packed Permute Bytes
- PERMPS—Permute and Modify Single-Precision Floating Point
- PERMPD—Permute Double-Precision Floating Point

The PCMOV instruction implements the C/C++ language ternary '?' operator. This instruction operates on individual bits and requires a bitwise predicate in one XMM register and the two source operands in two more XMM registers.

The PPERM instruction performs vector permutation on a packed array of 32 bytes. The PPERM instruction replaces some or all of its destination bytes with $0 x 00,0 x F F$, or one of the 32 bytes of the packed array. A byte selected from the array may have an additional operation such as NOT or bit reversal applied to it, before it is written to the destination. The action for each destination byte is determined by a corresponding control byte.

PERMPx instructions provides a superset of the SHUFPS instruction. This instruction performs a permutation operation on an array of eight single-precision or four double-precision floating-point values, optionally followed by an additional operation (ABS, NEG, NEGABS, set-to-constant (0.0, $-1.0,1.0, \mathrm{PI})$ ).

### 1.10 Packed Integer Rotates and Shifts

These instructions rotate/shift the elements of the vector in the first source XMM or 128-bit memory operand by the amount specified by a control byte. The rotates and shifts differ in the way they handle the control byte.

### 1.10.1 Packed Integer Shifts

The packed integer shift instructions shift each element of the vector in the first source XMM or 128bit memory operand by the amount specified by a control byte contained in the least significant byte of the corresponding element of the second source operand. The result of each shift operation is returned in the destination XMM register. This allows load-and-rotate from memory operations. The SSE5 instruction set provides the following packed integer shift instructions:

- PSHLB—Packed Shift Logical Bytes
- PSHLW—Packed Shift Logical Words
- PSHLD—Packed Shift Logical Doublewords
- PSHLQ—Packed Shift Logical Quadwords
- PSHAB—Packed Shift Arithmetic Bytes
- PSHAW—Packed Shift Arithmetic Words
- PSHAD—Packed Shift Arithmetic Doublewords
- PSHAQ—Packed Shift Arithmetic Quadwords


### 1.10.2 Packed Integer Rotate

There are two variants of the packed integer rotate instructions. The first is identical to that described above (see "Packed Integer Shifts"). In the second variant, the control byte is supplied by an immediate operand that determines the identical amount to rotate for every element in the first source operand. The SSE5 instruction set provides the following packed integer rotate instructions:

- PROTB—Packed Rotate Bytes
- PROTW——Packed Rotate Words
- PROTD—Packed Rotate Doublewords
- PROTQ—Packed Rotate Quadwords


### 1.11 Floating Point Comparison and Predicate Generation

The SSE5 comparison instructions compare floating-point or integer values in the first source XMM register with corresponding floating point or integer values in the second source XMM register or 128bit memory. The type of comparison is specified by the immediate-byte operand. The resulting predicate is placed in the destination XMM register. If the condition is true, all bits in the corresponding field in the destination register are set to 1 s ; otherwise all bits in the field are set to 0 s .

### 1.11.1 Floating-Point Comparison Operations

The type of comparison of the floating-point comparison operation is specified by the four low-order bits of the immediate-byte operand. If the condition is true, all corresponding field in the destination will be set to all 1 s ; otherwise it will be set to all 0 s .

Comparisons can be ordered or unordered. Ordered comparisons return TRUE only if both operands are valid numbers and the numbers have the relation specified by the type of comparison; they are FALSE otherwise.

Unordered comparisons return TRUE if one of the operands is a NaN or the numbers have the relation specified by the type of comparison; otherwise, they are FALSE.

- COMPS-Compare Vector Single-Precision Floating Point
- COMPD-Compare Vector Double-Precision Floating Point
- COMSS-Compare Scalar Single-Precision Floating Point
- COMSD-Compare Scalar Double-Precision Floating Point


### 1.11.2 Integer Comparison and Predicate Generation

The integer comparison and predicate generation instructions compare corresponding packed unsigned bytes in the first and second source operands and write the result of each comparison in the corresponding byte of the destination. The result of each comparison is a value of all 1 s (TRUE) or all 0s (FALSE). The type of comparison is specified by the three low-order bits of the immediate-byte operand. The SSE5 instruction set provides the following integer comparison instructions.

- PCOMUB—Compare Vector Unsigned Bytes
- PCOMUW-Compare Vector Unsigned Words
- PCOMUD-Compare Vector Unsigned Doublewords
- PCOMUQ—Compare Vector Unsigned Quadwords
- PCOMB-Compare Vector Signed Bytes
- PCOMW—Compare Vector Signed Words
- PCOMD—Compare Vector Signed Doublewords
- PCOMQ-Compare Vector Signed Quadwords


### 1.12 Test Instruction

The PTEST instruction performs a bitwise logical AND between the source XMM register or 128-bit memory location and destination XMM register. The ZF flag is set to 1 if all bit positions that are set to 1 in the mask operand are set to 0 in the source operand; otherwise, ZF is cleared. The CF flag is set to 1 if all bit positions specified in the mask operand are set to 1 in the source operand; otherwise, CF is cleared.

- PTEST—Predicate Test Register


### 1.13 Precision Control and Rounding

The precision control and rounding instructions can move (from memory) and round data with a single instruction. The result of _PD and _PS instructions is a vector of floating-point numbers. The result of _SD and _SS instructions is always a scalar floating-point number. SSE5 provides the following precision control and rounding instructions:

- FRCZPD—Extract Fraction Packed Double-Precision Floating-Point
- FRCZPS—Extract Fraction Packed Single-Precision Floating-Point
- FRCZSD— Extract Fraction Scalar Double-Precision Floating-Point
- FRCZSS— Extract Fraction Scalar Single-Precision Floating Point
- ROUNDPD—Round Packed Double-Precision Floating-Point
- ROUNDPS—Round Packed Single-Precision Floating-Point
- ROUNDSD— Round Scalar Double-Precision Floating-Point
- ROUNDSS—Round Scalar Single-Precision Floating-Point Convert

The FRCZPD and FRCZPS instructions extract the fractional portions of a vector of double-/singleprecision floating-point values in an XMM register or a 128-bit memory location and write the results in the corresponding field in the destination register.

The FRCZSS and FRCZSD instructions extract the fractional portion of the single-/double-precision scalar floating-point value in and XMM register or 128-bit memory location and writes the results in the corresponding field in the destination register. The upper fields of the destination register are unaffected by the operation.

The ROUNDPD and ROUNDPD instructions round the double-/single-precision floating-point values in an XMM register or a 128-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate control byte and write the floating-point results in the corresponding fields in a destination XMM register.

The ROUNDSD and ROUNDSS instructions round the double-/single-precision scalar floating-point value in the low position of an XMM register or a 64-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate control byte and writes the results as a double-precision floating-point value in the low 64 bits of the destination XMM register. The upper fields of the destination register are unaffected by the operation.

### 1.14 Convert

Two SSE5 instructions are provided to move data from/to memory and convert a single-precision floating point to 16 -Bit floating-point or vice versa in one instruction. (See Section 1.5, "16-Bit Floating-Point Data Type," on page 7.)

- CVTPH2PS—Convert 16-Bit Floating-Point to Single-Precision Floating Point
- CVTPS2PH—Convert Single-Precision Floating-Point to 16-Bit Floating Point


## 2 SSE5 128-Bit Media Instructions

The following section describes the complete set of SSE5 128-media instructions. Instructions are listed alphabetically by mnemonic.

### 2.1 Notation

The notation used to denote the size and type of source and destination operands in both mnemonics and opcodes is discussed in detail in Section 2.5, "Notation," on page 37 in the AMD64 Architecture Programmer's Manual Volume 3: General Purpose and System Instructions. Mnemonic conventions that are idiosyncratic to the SSE5 instruction set have been included in Chapter 1, "New 128-Bit Instructions", in this document.

### 2.1.1 Opcode Syntax

In addition to the opcode notational conventions specified in Section 2.5.2, "Opcode Syntax," on page 39 in the AMD64 Architecture Programmer's Manual Volume 3: General Purpose and System Instructions, the SSE5 instruction set requires the following notation to indicates the value of the DREX.OC0 bit:
/drex0—Indicates a DREX byte, with the OC0 bit cleared to zero.
/drex1-Indicates a DREX byte, with the OC0 bit set to one.

### 2.2 Instruction Reference COMPD Compare Vector Double-Precision Floating-Point

Compares each of the two double-precision floating-point values in the first source operand with the corresponding two double-precision floating-point values in the second source operand and writes the result of each comparison in the corresponding 64 bits of the destination. The result of each comparison is a 64-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the four low-order bits of the immediate-byte operand, as shown in the following table.
COM Immediate Operand

| Immediate Operand Byte |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bits | Descriptions |  |  |  |
| 7:4 | 0000b |  |  |  |
| 3:0 | cond - Defines the comparison operation performed on the selected operand. |  |  |  |
|  | cond | Comparison Operation | Result if NaN Operand | QNaN Operand Causes Invalid Operation Exception |
|  | 0000 | Ordered and Equal | FALSE | No |
|  | 0001 | Ordered and Less Than | FALSE | Yes |
|  | 0010 | Ordered and Not Greater Than | FALSE | Yes |
|  | 0011 | Unordered | TRUE | No |
|  | 0100 | Unordered or Not Equal | TRUE | No |
|  | 0101 | Unordered or Not Less Than | TRUE | Yes |
|  | 0110 | Unordered or Greater Than | TRUE | Yes |
|  | 0111 | Ordered | FALSE | No |
|  | 1000 | Unordered or Equal | TRUE | No |
|  | 1001 | Unordered or Less Than | TRUE | No |
|  | 1010 | Unordered or Not Greater Than | TRUE | No |
|  | 1011 | False | FALSE | No |
|  | 1100 | Ordered and Not Equal | FALSE | No |
|  | 1101 | Ordered and Not Less Than | FALSE | No |
|  | 1110 | Ordered and Greater Than | FALSE | No |
|  | 1111 | True | TRUE | No |

There are two types of comparisons, ordered and unordered. Ordered comparison operations return TRUE only if both operands are valid numbers and the numbers have the relation specified by the type of comparison and FALSE otherwise. Unordered comparison operations return TRUE if one of the operands is a NaN, or the numbers have the relation specified by the type of comparison; and FALSE
otherwise. The "True" and "False" operations return all 1 s and all 0s, respectively, regardless of whether any of the source operands is a NaN .

QNaN operands generate an Invalid Operation Exception only if the comparison type is "Less than (or Equal)" and "Greater than (or Equal)". SNaN operands generate an Invalid Operation (IE) exception for all operations, including "True" and "False".

The COMPD instruction requires four operands:
COMPD dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The COMPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :---: | :---: | :---: |
| COMPD xmm1, xmm2, xmm3/mem128, imm8 | 0F 25 2D /r /drex0 ib | Compares two packed doubleprecision floating-point values in XMM2 register by XMM3 register or 128-bit memory location and writes 64 bits of all 1s (TRUE) or all Os (FALSE) in the destination (XMM1 register). |



## Related Instructions

COMPS, COMSS, COMSD, CMPPD, CMPPS, CMPSS, CMPSD, COMISD, COMISS, UCOMISD, UCOMISS

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | M | M |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | A source operand was a QNaN value and the comparison does not allow QNaN values (refer to Table on page 18). |
| Denormalized-operand exception (DE) exception (DE) | X | X | X | A source operand was a denormal value. |

## COMPS

Compare Vector Single-Precision Floating-Point
Compares each of the four single-precision floating-point values in the first source operand with the corresponding four single-precision floating-point values in the second source operand and writes the result of each comparison in the corresponding 32 bits of the destination. The result of each comparison is a 32-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the four low-order bits of the immediate-byte operand, as shown in the following table.
COM Immediate Operand

| Immediate Operand Byte |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bits | Descriptions |  |  |  |
| 7:4 | 0000b |  |  |  |
| 3:0 | cond - Defines the comparison operation performed on the selected operand. |  |  |  |
|  | cond | Comparison Operation | Result if NaN Operand | QNaN Operand Causes Invalid Operation Exception |
|  | 0000 | Ordered and Equal | FALSE | No |
|  | 0001 | Ordered and Less Than | FALSE | Yes |
|  | 0010 | Ordered and Not Greater Than | FALSE | Yes |
|  | 0011 | Unordered | TRUE | No |
|  | 0100 | Unordered or Not Equal | TRUE | No |
|  | 0101 | Unordered or Not Less Than | TRUE | Yes |
|  | 0110 | Unordered or Greater Than | TRUE | Yes |
|  | 0111 | Ordered | FALSE | No |
|  | 1000 | Unordered or Equal | TRUE | No |
|  | 1001 | Unordered or Less Than | TRUE | No |
|  | 1010 | Unordered or Not Greater Than | TRUE | No |
|  | 1011 | False | FALSE | No |
|  | 1100 | Ordered and Not Equal | FALSE | No |
|  | 1101 | Ordered and Not Less Than | FALSE | No |
|  | 1110 | Ordered and Greater Than | FALSE | No |
|  | 1111 | True | TRUE | No |

Ordered comparison operations return TRUE only if both operands are valid numbers and the numbers have the relation specified by the type of comparison and FALSE otherwise. Unordered comparison operations return TRUE if one of the operands is a NaN , or the numbers have the relation specified by the type of comparison; and FALSE otherwise. The "True" and "False" operations return all 1s and all 0 s , respectively, regardless of whether any of the source operands is a NaN .

QNaN operands generate an Invalid Operation Exception only if the comparison type is "(Not) Less than (or Equal)". SNaN operands generate an Invalid Operation (IE) exception for all operations, including "True" and "False".

The COMPS instruction requires four operands:
COMPS dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The COMPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :---: | :---: | :---: |
| COMPS xmm1, xmm2, xmm3/mem128, imm8 | OF 25 2C /r/drex0 ib | Compares four packed singleprecision floating-point values in XMM2 register by XMM3 register or 128-bit memory location and writes 32 bits of all 1s (TRUE) or all Os (FALSE) in the destination (XMM1 register). |



## Related Instructions

COMPD, COMSS, COMSD, CMPPD, CMPPS, CMPSS, CMPSD, COMISD, COMISS, UCOMISD, UCOMISS

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC |  | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | A source operand was a QNaN value and the comparison does not allow QNaN values (refer to Table on page 18). |
| $\begin{aligned} & \text { Denormalized-operand } \\ & \text { exception (DE) } \end{aligned}$ | X | X | X | A source operand was a denormal value. |

## COMSD

Compare Scalar Double-Precision Floating-Point
Compares the double-precision floating-point value in the low-order 64 bits of the first source operand with the double-precision floating-point value in the low-order 64 bits of the second source operand and writes the result of the comparison in the low-order 64 bits of the destination. The high-order quadword of the destination is cleared to 0 s . The result of the comparison is a 64 -bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the four low-order bits of the immediate-byte operand, as shown in the following table.

COM Immediate Operand

| Immediate Operand Byte |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bits | Descriptions |  |  |  |
| 7:4 | 0000b |  |  |  |
| 3:0 | cond - Defines the comparison operation performed on the selected operand. |  |  |  |
|  | cond | Comparison Operation | Result if NaN Operand | QNaN Operand Causes Invalid Operation Exception |
|  | 0000 | Ordered and Equal | FALSE | No |
|  | 0001 | Ordered and Less Than | FALSE | Yes |
|  | 0010 | Ordered and Not Greater Than | FALSE | Yes |
|  | 0011 | Unordered | TRUE | No |
|  | 0100 | Unordered or Not Equal | TRUE | No |
|  | 0101 | Unordered or Not Less Than | TRUE | Yes |
|  | 0110 | Unordered or Greater Than | TRUE | Yes |
|  | 0111 | Ordered | FALSE | No |
|  | 1000 | Unordered or Equal | TRUE | No |
|  | 1001 | Unordered or Less Than | TRUE | No |
|  | 1010 | Unordered or Not Greater Than | TRUE | No |
|  | 1011 | False | FALSE | No |
|  | 1100 | Ordered and Not Equal | FALSE | No |
|  | 1101 | Ordered and Not Less Than | FALSE | No |
|  | 1110 | Ordered and Greater Than | FALSE | No |
|  | 1111 | True | TRUE | No |

There are two types of comparisons, ordered and unordered. Ordered comparison operations return TRUE only if both operands are valid numbers and the numbers have the relation specified by the type of comparison and FALSE otherwise. Unordered comparison operations return TRUE if one of the operands is a NaN , or the numbers have the relation specified by the type of comparison; and FALSE otherwise. The "True" and "False" operations return all 1 s and all 0s, respectively, regardless of whether any of the source operands is a NaN .

QNaN operands generate an Invalid Operation Exception only if the comparison type is "Less than (or Equal)" and "Greater than (or Equal)". SNaN operands generate an Invalid Operation (IE) exception for all operations, including "True" and "False".

The COMSD instruction requires four operands:
COMSD dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The COMSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
$\left.\left.\begin{array}{lll}\text { Mnemonic } & \text { Opcode } & \begin{array}{l}\text { Description } \\ \text { Compares the low-order double- }\end{array} \\ \text { precision floating-point value in } \\ \text { XMM2 register by the low-order }\end{array}\right\} \begin{array}{ll}\text { double-precision floating-point }\end{array}\right\}$


## Related Instructions

COMPS, COMPD, COMSS, CMPPD, CMPPS, CMPSS, CMPSD, COMISD, COMISS, UCOMISD, UCOMISS

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{gathered} \hline \text { Virtual } \\ 8086 \end{gathered}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |


| Exception |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
|  | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation <br> exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | A source operand was a QNaN value and the <br> comparison does not allow QNaN values (refer to <br> Table on page 18). |
| Denormalized-operand <br> exception (DE) | X | X | X | A source operand was a denormal value. |

## COMSS

## Compare Scalar Single-Precision Floating-Point

Compares the single-precision floating-point value in the low-order 32 bits of the first source operand with the single-precision floating-point value in the low-order 32 bits of the second source operand and writes the result of the comparison in the low-order 32 bits of the destination. The three high-order doublewords of the destination are cleared to 0 s . The result of the comparison is a 32 -bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the four low-order bits of the immediate-byte operand, as shown in the following table.
COM Immediate Operand

| Immediate Operand Byte |  |  |  |
| :--- | :--- | :--- | :--- |
| Bits | Descriptions |  |  |
| $7: 4$ | 0000 b |  |  |
| $3: 0$ | cond | Cond - Defines the comparison operation performed on the selected operand. |  |
|  | Comparison Operation | Result if NaN <br> Operand | QNaN Operand <br> Causes Invalid <br> Operation Exception |
|  | Ordered and Equal | FALSE | No |
|  | Ordered and Less Than | FALSE | Yes |
|  | Ordered and Not Greater Than | FALSE | Yes |
|  | Unordered | TRUE | No |
| 0100 | Unordered or Not Equal | TRUE | No |
| 0101 | Unordered or Not Less Than | TRUE | Yes |
| 0110 | Unordered or Greater Than | TRUE | Yes |
| 0111 | Ordered | FALSE | No |
| 1000 | Unordered or Equal | TRUE | No |
| 1001 | Unordered or Less Than | TRUE | No |
| 1010 | Unordered or Not Greater Than | TRUE | No |
| 1011 | False | FALSE | No |
| 1100 | Ordered and Not Equal | FALSE | No |
| 1101 | Ordered and Not Less Than | FALSE | No |
| 1110 | Ordered and Greater Than | FALSE | No |
| 1111 | True | TRUE | No |

There are two types of comparisons, ordered and unordered. Ordered comparison operations return TRUE only if both operands are valid numbers and the numbers have the relation specified by the type of comparison and FALSE otherwise. Unordered comparison operations return TRUE if one of the operands is a NaN , or the numbers have the relation specified by the type of comparison; and FALSE otherwise. The "True" and "False" operations return all 1 s and all 0s, respectively, regardless of whether any of the source operands is a NaN .

QNaN operands generate an Invalid Operation Exception only if the comparison type is "Less than (or Equal)" and "Greater than (or Equal)". SNaN operands generate an Invalid Operation (IE) exception for all operations, including "True" and "False".

The COMSS instruction requires four operands:
COMSS dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The COMSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

COMPS, COMPD, COMSD, CMPPD, CMPPS, CMPSS, CMPSD, COMISD, COMISS, UCOMISD, UCOMISS

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | A source operand was a QNaN value and the comparison does not allow QNaN values (refer to Table on page 18). |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |

## CVTPH2PS Convert 16-Bit Floating-Point to Single-Precision Floating-Point

Converts four packed 16-bit floating-point values in the low-order 64 bits of an XMM register or 64-bit memory location to four packed single-precision floating-point values and writes the converted values in another XMM register. The format of a 16-bit floating-point value is described in Section 1.5, "16Bit Floating-Point Data Type," on page 7.

If a source value is a denormal, the result is signed zero.
The CVTPH2PS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> Converts four packed 16-bit floating-point values in |
| :--- | :--- | :--- |
| CVTPH2PS xmm1, xmm2/mem64 | 0F 7A $30 / \mathrm{r}$ |  |
| Cour low 64 bits of XMM2 or 64-bit memory location to <br> the single-precision floating-point values and writes <br> four results in the destination (XMM1 register). |  |  |

xmm2/mem64


Related Instructions
CVTPS2PH

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## CVTPS2PH Convert Single-Precision Floating-Point to 16-Bit Floating-Point

Converts four packed single-precision floating-point values in an XMM register to four packed 16-bit floating-point values and writes the converted values in the low-order 64 bits of another XMM register or 64-bit memory location. The high-order 64 bits in the destination register are cleared to 0s. The format of a 16-bit floating-point value is described in Section 1.5, "16-Bit Floating-Point Data Type," on page 7 .

Table 1-10 on page 8 shows the floating-point encodings of supported numbers and non-numbers.
If a source value is smaller than the smallest normalized 16-bit floating-point value, the result is signed zero. If a source value cannot be represented exactly in 16-bit floating-point format, the value is rounded using "truncate" rounding mode.

The CVTPS2PH instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic<br>Opcode<br>CVTPS2PH xmm1/mem64, xmm2<br>0F 7A $31 / r$

## Description

Converts four packed single-precision floating-point values in XMM2 to four 16-bit floating-point values and writes the results in the destination (XMM1 register or memory location).
xmm2


## Related Instructions

## CVTPH2PS

rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> 8000 _0001h. |
|  | X | X | X | The emulate bit (EM) of CRO was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Device not available, <br> \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  |  | X | X | The destination operand was in a non-writable <br> segment. |
| Alignment Check, \#AC |  | X | X | Ange fault resulted from the execution of the <br> instignaligned memory reference was performed while <br> alignecking was enabled. |

FMADDPD

Multiply and Add Packed Double-Precision
Floating-Point

Multiplies each of the two packed double-precision floating-point values in first source operand by the corresponding packed double-precision floating-point values in the second source operand, then adds each product to the two corresponding packed double-precision floating-point values in the third source operand. The two results are written to the destination register.

The intermediate products are not rounded; the two infinitely precise products are used in the addition. The results of the addition are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMADDPD instruction requires four operands:

$$
\text { FMADDPD dest, src1, src2, src3 dest }=s r c 1 * s r c 2+s r c 3
$$

The FMADDPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| FMADDPD $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ | OF $2401 / r / d r e x 0$ | Multiplies two packed double- <br> precision floating-point values in |
| FMADDPD $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ | 0F $2401 / r / d r e x 1$ | the second and third operands, |
| FMADDPD $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | OF $2405 / r / d r e x 0$ | then adds the products to the <br> fourth operand and writes the |
| FMADDPD $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$ | 0F $2405 / r / d r e x 1$ | results in the destination (first <br> operand). |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM $=1$. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| SIMD Floating-Point <br> Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point <br> exception while CR4.OSXMMEXCPT=1. <br> See SMD FFloating-Point Exceptions, below, for <br> details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation <br> exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand <br> exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of <br> the destination operand. |
| Underflow exception <br> (UE) | X | X | X | A rounded result was too small to fit into the format of <br> the destination operand. |
| Precision exception <br> (PE) | X | X | X | A result could not be represented exactly in the <br> destination format. |

## FMADDPS

## Multiply and Add Packed Single-Precision Floating-Point

Multiplies each of the four single-precision floating-point values in first source operand by the corresponding four single-precision floating-point values in the second source operand, then adds the products to the corresponding four single-precision floating-point values in the third source operand. The four results are written to the destination register.

The intermediate products are not rounded; the four infinitely precise products are used in the addition. The results of the addition are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMADDPS instruction requires four operands:
FMADDPS dest, src1, src2, src3 dest $=s r c 1 * s r c 2+s r c 3$
The FMADDPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| FMADDPS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ | OF $2400 / r /$ drex0 | Multiplies four packed single- <br> precision floating-point values in |
| FMADDPS $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ | $0 F 2400 / r /$ drex1 | the second and third operands, |
| FMADDPS $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | $0 F 2404 / r /$ drex0 | then adds the products to the <br> fourth operand and writes the |
| FMADDPS $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$ | OF $2404 / r /$ drex1 | results in the destination (XMM1 <br> register). |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |$|$| There was an unmasked SIMD floating-point |
| :--- |
| exception while CR4.OSXMMEXCPT=1. |
| See SMD Floating-Point Exceptions, below, for |
| details. |

## FMADDSD Multiply and Accumulate Scalar Double-Precision Floating-Point

Multiplies the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand, then adds the product to the double-precision floating-point value in the low-order quadword of the third source operand. The low-order quadword result is written to the destination. The highorder quadword of the destination is not modified.

The intermediate product is not rounded; the infinitely precise product is used in the addition. The result of the addition is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMADDSD instruction requires four operands:
FMADDSD dest, src1, src2, src3 dest $=s r c 1 * s r c 2+s r c 3$
The FMADDSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
Mnemonic
FMADDSD $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 64$
FMADDSD $x m m 1, x m m 1, x m m 3 /$ $m e m 64, x m m 2$
FMADDSD $x m m 1, x m m 2, x m m 3 / m e m 64, x m m 1$
FMADDSD $x m m 1, x m m 3 / m e m 64, x m m 2, x m m 1$

## Opcode

OF 2403 /r /drex0 OF 2403 /r/drex1 0F 2407 /r /drex0 0F 2407 /r/drex1

## Description

Multiplies double-precision floating-point value in the loworder quadword of the second and third operands, then adds the product to the double-precision floating-point value in the loworder quadword of the fourth operand and writes the result in the low order quadword of the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | M | M | M |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FMADDSS

## Multiply and Add Scalar Single-Precision Floating-Point

Multiplies the single-precision floating-point value in the low-order doubleword of the first source operand by the low-order single-precision floating-point value in the second source operand, then adds the product to the low-order single-precision floating-point value in the third source operand. The loworder doubleword result is written to the destination. The three high-order doublewords of the destination are not modified.

The intermediate product is not rounded; the infinitely precise product is used in the addition. The result of the addition is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMADDSS instruction requires four operands:
FMADDSS dest, src1, src2, src3 dest $=\operatorname{src} 1 * \operatorname{src} 2+\operatorname{src} 3$
The FMADDSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode |
| :--- | :--- |
| FMADDSS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 32$ | $0 F 2402 / \mathrm{r} / \mathrm{drex0}$ |
| FMADDSS $x m m 1, x m m 1, x m m 3 / m e m 32, x m m 2$ | $0 \mathrm{~F} 2402 / \mathrm{r} / \mathrm{drex} 1$ |
| FMADDSS $x m m 1, x m m 2, x m m 3 / m e m 32, x m m 1$ | $0 \mathrm{~F} 2406 / \mathrm{r} / \mathrm{drex} 0$ |
| FMADDSS $x m m 1, x m m 3 / m e m 32, x m m 2, x m m 1$ | $0 \mathrm{~F} 2406 / \mathrm{r} / \mathrm{drex} 1$ |

## Description

Multiplies packed single-precision floating-point values in low-order doubleword of the second and third operands, then adds the product to low-order doubleword of the fourth operand and writes the result in the low-order doubleword of the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ |
| $M$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PF) } \end{aligned}$ (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FMSUBPD

## Multiply and Subtract Packed Double-Precision Floating-Point

Multiplies each of the two packed double-precision floating-point values in the first source operand by the corresponding packed double-precision floating-point value in the second source operand, then subtracts the corresponding two packed double-precision floating-point values in the third source operand from the products. The two results are written to the destination register.

The intermediate products are not rounded; the two infinitely precise products are used in the subtraction. The results of the subtraction are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMSUBPD instruction requires four operands:

$$
\text { FMSUBPD dest, src1, src2, src3 dest }=s r c 1 * \operatorname{src} 2-\operatorname{src} 3
$$

The FMSUBPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic <br> FMSUBPD xmm1, xmm1, xmm2, xmm3/mem128 <br> FMSUBPD xmm1, xmm1, xmm3/mem128, xmm2 <br> FMSUBPD xmm1, xmm2, xmm3/mem128, xmm1 <br> FMSUBPD xmm1, xmm3/mem128, xmm2, xmm1

## Opcode Description

OF 2409 /r /drex0
0F 2409 /r /drex1
OF 24 0D /r /drex0
0F 24 0D /r /drex1

Multiplies two packed doubleprecision floating-point values in the second and third operands, then subtracts the corresponding two packed double-precision floating-point values in the fourth operand from the products and writes the quadword results in the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c} \hline \text { Virtual } \\ 8086 \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CRO was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| SIMD Floating-Point <br> Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point <br> exception while CR4.OSXMMEXCPT=1. <br> See SMD FFloating-Point Exceptions, below, for <br> details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation <br> exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand <br> exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of <br> the destination operand. |
| Underflow exception <br> (UE) | X | X | X | A rounded result was too small to fit into the format of <br> the destination operand. |
| Precision exception <br> (PE) | X | X | X | A result could not be represented exactly in the <br> destination format. |

## FMSUBPS

## Multiply and Subtract Packed Single-Precision Floating-Point

Multiplies each of the four packed single-precision floating-point values in the first source operand by the corresponding four packed single-precision floating-point values in the second source operand, then subtracts the corresponding four packed single-precision floating-point values in the third source operand from the products. The four results are written to the destination register.

The intermediate products are not rounded; the four infinitely precise products are used in the subtraction. The results of the subtraction are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMSUBPS instruction requires four operands:
FMSUBPS dest, src1, src2, src3 dest $=s r c 1 * \operatorname{src} 2-s r c 3$
The FMSUBPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :---: | :---: | :---: |
| FMSUBPS $x m m 1, x m m 1, x m m 2, x m m 3 /$ mem 128 | OF 2408 /r/drex0 | Multiplies four packed singleprecision floating-point values in the first and second source operands, then subtracts the corresponding four packed single-precision floating-point values in the third operand from the products and writes the doubleword results in the destination (XMM1 register). |
| FMSUBPS $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ | OF 2408 /r/drex1 |  |
| FMSUBPS $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | 0F 24 0C /r /drex0 |  |
| FMSUBPS xmm1, xmm3/mem128, xmm2, xmm1 | 0F 24 0C /r /drex1 |  |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  | M | M | M |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{gathered} \hline \text { Virtual } \\ 8086 \end{gathered}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FMSUBSD

## Multiply and Subtract Scalar Double-Precision Floating-Point

Multiplies the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand, then subtracts the double-precision floating-point value in the low-order quadword of the third source operand from the product. The low-order quadword result is written to the destination. The high-order quadword of the destination is not modified.

The intermediate product is not rounded; the infinitely precise product is used in the subtraction. The result of the subtraction is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FMSUBSD instruction requires four operands:

$$
\text { FMSUBSD dest, src1, src2, src3 dest }=s r c 1 * s r c 2-s r c 3
$$

The FMSUBSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode |
| :--- | :--- |
| FMSUBSD $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 64$ | $0 \mathrm{~F} 24 \mathrm{OB} / \mathrm{r} / \mathrm{drex0}$ |
| FMSUBSD $x m m 1, x m m 1, x m m 3 / m e m 64, x m m 2$ | $0 \mathrm{~F} 24 \mathrm{OB} / \mathrm{r} / \mathrm{drex} 1$ |
| FMSUBSD $x m m 1, x m m 2, x m m 3 / m e m 64, x m m 1$ | $0 \mathrm{~F} 240 \mathrm{~F} / \mathrm{r} /$ drex0 |
| FMSUBSD $x m m 1, x m m 3 / m e m 64, x m m 2, x m m 1$ | $0 \mathrm{~F} 240 \mathrm{~F} / \mathrm{r} / \mathrm{drex} 1$ |

Description
Multiplies double-precision floating-point value in the loworder quadword of the second and third operands, then subtracts the double-precision floating-point values in the fourth operand from the product and writes the result in the low order quadword of the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) (PE) | X | X | X | A result could not be represented exactly in the destination format. |

FMSUBSS

## Multiply and Subtract Scalar Single-Precision

 Floating-PointMultiplies the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand, then subtracts the single-precision floating-point value in the low-order doubleword of the third source operand from the product. The low-order doubleword result is written to the destination. The three high-order doublewords of the destination are not modified.

The intermediate product is not rounded; the infinitely precise product is used in the subtraction. The result of the subtraction is rounded, as specified by the rounding mode in MXCSR.

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The FMSUBSS instruction requires four operands:
FMSUBSS dest, src1, src2, src3 dest $=s r c 1 * \operatorname{src} 2-s r c 3$
The FMSUBSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode |
| :--- | :--- |
| FMSUBSS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 32$ | OF $240 \mathrm{OA} / \mathrm{r} / \mathrm{drex0}$ |
| FMSUBSS $x m m 1, x m m 1, x m m 3 / m e m 32, x m m 2$ | OF $240 \mathrm{OA} / \mathrm{r} / \mathrm{drex} 1$ |
| FMSUBSS $x m m 1, x m m 2, x m m 3 / m e m 32, x m m 1$ | OF $240 \mathrm{E} / \mathrm{r} / \mathrm{drex0}$ |
| FMSUBSS $x m m 1, x m m 3 /$ mem32, $x m m 2, x m m 1$ | OF $240 \mathrm{E} / \mathrm{r} / \mathrm{drex} 1$ |

## Description

Multiplies single-precision floating-point value in the loworder doubleword of the second and third operands, then subtracts the single-precision floating-point values in the low-order doubleword of the fourth operand from the product and writes the result in the low-order doubleword of the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDSD, FMADDSS, FNMADDSS, FNMSUBSS

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PF) } \end{aligned}$ (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FNMADDPD

## Negative Multiply and Add Packed Double-Precision Floating-Point

Multiplies each of the two packed double-precision floating-point values in the first source operand by the corresponding packed double-precision floating-point value in the second source operand, then negates the products and adds them to the corresponding two packed double-precision floating-point values in the third source operand. The two results are written to the destination register.

The intermediate products are not rounded; the two infinitely precise products are negated and then used in the addition. The results of the addition are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMADDPD instruction requires four operands:

$$
\text { FNMADDPD dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)+s r c 3
$$

The FNMADDPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
$\left.\begin{array}{lll}\text { Mnemonic } & \text { Opcode } & \text { Description } \\ \text { FNMADDPD } x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128 & \text { OF } 2411 / r / \text { drex0 } & \begin{array}{l}\text { Multiplies two packed double- } \\ \text { precision floating-point values }\end{array} \\ \text { FNMADDPD } x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2 & \text { OF } 2411 / r / d r e x 1 & \text { in the second and third } \\ \text { operands, then negates the }\end{array}\right\}$


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDPD, FMSUBPD, FNMSUBPD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  | M | M | M |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| SIMD Floating-Point <br> Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point <br> exception while CR4.OSXMMEXCPT=1. <br> See SMD FFloating-Point Exceptions, below, for <br> details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation <br> exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand <br> exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of <br> the destination operand. |
| Underflow exception <br> (UE) | X | X | X | A rounded result was too small to fit into the format of <br> the destination operand. |
| Precision exception <br> (PE) | X | X | X | A result could not be represented exactly in the <br> destination format. |

## FNMADDPS

## Negative Multiply and Add Packed Single-Precision Floating-Point

Multiplies each of the four packed single-precision floating-point values in first source operand by the corresponding packed single-precision floating-point value in the second source operand, then negates the products and adds them to the corresponding four packed single-precision floating-point values in the third source operand. The four results are written to the destination register.

The intermediate products are not rounded; the four infinitely precise products are negated and then used in the addition. The results of the addition are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMADDPS instruction requires four operands:

$$
\text { FNMADDPS dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)+s r c 3
$$

The FNMADDPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| FNMADDPS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ | 0 F $2410 / \mathrm{r} / \mathrm{drex0}$ | Multiplies four packed single- <br> precision floating-point values |
| FNMADDPS $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ | $0 \mathrm{~F} 2410 / \mathrm{r} / \mathrm{drex} 1$ | in the second and third <br> operands, then negates the |
| FNMADDPS $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | $0 \mathrm{~F} 2414 / \mathrm{r} / \mathrm{drex0}$ | products and adds them to <br> the fourth operand and writes |
| FNMADDPS $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$ | $0 \mathrm{~F} 2414 / \mathrm{r} / \mathrm{drex} 1$ | the results in the destination <br> (XMM1 register). |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDPS, FMSUBPS, FNMSUBPS

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC |  | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | M | M | M |  | M |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{gathered} \hline \text { Virtual } \\ 8086 \end{gathered}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FNMADDSD

## Negate Multiply and Add Scalar Double-Precision Floating-Point

Multiplies the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand, then negates the product and adds it to the double-precision floating-point value in the loworder quadword of the third source operand. The low-order quadword result is written to the destination. The high-order quadword of the destination is not modified.

The intermediate product is not rounded; the infinitely precise product is negated and then used in the addition. The result of the addition is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMADDSD instruction requires four operands:

$$
\text { FNMADDSD dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)+s r c)
$$

The FNMADDSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| FNMADDSD $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 64$ | $0 F 2413 / r / d r e x 0$ | Multiplies double-precision <br> floating-point value in the low- |
| FNMADDSD $x m m 1, x m m 1, x m m 3 / m e m 64, x m m 2$ | $0 F 2413 / r / d r e x 1$ | order quadword of the second |
| and third operands, then |  |  |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDSD, FMSUBSD, FNMSUBSD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | M | M |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FNMADDSS

## Negative Multiply and Add Scalar Single-Precision Floating-Point

Multiplies the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand, then negates the product and adds it to the single-precision floating-point value in the loworder doubleword of the third source operand. The low-order doubleword result is written to the destination. The three high-order doublewords of the destination are not modified.

The intermediate product is not rounded; the infinitely precise product is negated and then used in the addition. The result of the addition is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMADDSS instruction requires four operands:

$$
\text { FNMADDSS dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)+s r c 3
$$

The FNMADDSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
Mnemonic
FNMADDSS $x m m 1, x m m 1, x m m 2, x m m 3 /$ mem32
FNMADDSS $x m m 1, x m m 1, x m m 3 / m e m 32, x m m 2$
FNMADDSS $x m m 1, x m m 2, x m m 3 / m e m 32, x m m 1$
FNMADDSS $x m m 1, x m m 3 / m e m 32, x m m 2, x m m 1$

Opcode Description
OF 24 12/r/drex0 Multiplies single-precision floating-point values in loworder doubleword of the second and third operands, then negates the product and adds it to low-order doubleword of fourth operand and writes the result in the loworder doubleword of the destination (XMM1 register).


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDSS, FMSUBSS, FNMSUBSS

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | M | M | M |  | M | M |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |


| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PE) } \end{aligned}$ | X | X | X | A result could not be represented exactly in the destination format. |

## FNMSUBPD

## Negative Multiply and Subtract Packed Double-Precision Floating-Point

Multiplies each of the two packed double-precision floating-point values in the first source operand by the corresponding packed double-precision floating-point value in the second source operand, then subtracts the corresponding two packed double-precision floating-point values in the third source operand from the negated products.The two results are written to the destination register.

The intermediate products are not rounded; the two infinitely precise products are used in the subtraction. The results of the subtraction are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMSUBPD instruction requires four operands:

$$
\text { FNMSUBPD dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)-s r c 3
$$

The FNMSUBPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
$\left.\left.\begin{array}{lll}\text { Mnemonic } & \text { Opcode } & \text { Description } \\ \text { FNMSUBPD } x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128 & \text { OF } 2419 / \mathrm{r} / \mathrm{drex0} & \begin{array}{l}\text { Multiplies two packed double- } \\ \text { precision floating-point values }\end{array} \\ \text { FNMSUBPD } x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2 & \text { OF } 2419 / \mathrm{r} / \mathrm{drex} 1 & \text { in the second and third } \\ \text { operands, then subtracts the }\end{array}\right\} \begin{array}{ll}\text { FNMSUBPD } x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1 & \text { OF } 241 \mathrm{D} / \mathrm{r} / \text { drex0 } \\ \text { corresponding two packed }\end{array}\right\}$


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDPD, FMSUBPD,FNMADDPD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ | $M$ |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FNMSUBPS

## Negative Multiply and Subtract Packed Single-Precision Floating-Point

Multiplies each of the four packed single-precision floating-point values in the first source operand by the corresponding packed single-precision floating-point value in the second source operand, then subtracts the corresponding four packed single-precision floating-point values in the third source operand from the negated products. The four results are written to the destination register.

The intermediate products are not rounded; the four infinitely precise products are negated and then used in the subtraction. The results of the subtraction are rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMSUBPS instruction requires four operands:

$$
\text { FNMSUBPS dest, src1, src2, src3 dest }=-(s r c 1 * s r c 2)-\operatorname{src} 3
$$

The FNMSUBPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :---: | :---: | :---: |
| FNMSUBPS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ | OF $2418 / \mathrm{r} / \mathrm{drex} 0$ | Multiplies four packed singleprecision floating-point values in the second and third operands, then subtracts the corresponding four packed single-precision floating-point values in the fourth operand from the negated products and writes the doubleword results in the destination (XMM1 register). |
| FNMSUBPS $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ | OF 2418 /r/drex 1 |  |
| FNMSUBPS $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | 0F $241 \mathrm{C} / \mathrm{r} / \mathrm{drex} 0$ |  |
| FNMSUBPS $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$ | 0F 24 1C /r /drex1 |  |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDPS, FMSUBPS, FNMADDPS

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ | $M$ |  | $M$ |
| $M$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{gathered} \hline \text { Virtual } \\ 8086 \end{gathered}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) | X | X | X | A result could not be represented exactly in the destination format. |

## FNMSUBSD

## Negative Multiply and Subtract Scalar Double-Precision Floating-Point

Multiplies the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand, then subtracts the double-precision floating-point value in the low-order quadword of the third source operand from the negated product.The low-order quadword result is written to the destination. The high-order quadword of the destination is not modified.

The intermediate product is not rounded; the infinitely precise product is negated and then used in the subtraction. The result of the subtraction is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMSUBSD instruction requires four operands:

$$
\text { FNMSUBSD dest, src1, src2, src3 dest }=-(s r c 1 * s r c 2)-s r c 3
$$

The FNMSUBSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDSD, FMSUBSD, FNMADDSD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | M | M | M |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- | :--- |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation <br> exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand <br> exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of <br> the destination operand. |
| Underflow exception <br> (UE) | X | X | X | A rounded result was too small to fit into the format of <br> the destination operand. |
| Precision exception <br> (PE) | X | X | X | A result could not be represented exactly in the <br> destination format. |

## FNMSUBSS

## Negative Multiply and Subtract Scalar Single-Precision Floating-Point

Multiplies the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand, then subtracts the single-precision floating-point value in the low-order doubleword of the third source operand from the negated product. The low-order doubleword result is written to the destination. The three high-order doublewords of the destination are not modified.

The intermediate product is not rounded; the infinitely precise product is negated and then used in the subtraction. The result of the subtraction is rounded, as specified by the rounding mode in MXCSR.

The destination register is an XMM register addressed by the DREX.dest field.
The FNMSUBSS instruction requires four operands:

$$
\text { FNMSUBSS dest, src1, src2, src3 dest }=-(s r c 1 * \operatorname{src} 2)-\operatorname{src} 3
$$

The FNMSUBSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| FNMSUBSS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 32$ | OF $241 \mathrm{~A} / \mathrm{r} /$ drex0 | Multiplies single-precision <br> floating-point value in the low- |
| FNMSUBSS $x m m 1, x m m 1, x m m 3 / m e m 32, x m m 2$ | OF $241 \mathrm{~A} / \mathrm{r} /$ drex1 | order doubleword of the second <br> and third operands, then |
| FNMSUBSS $x m m 1, x m m 2, x m m 3 / m e m 32, x m m 1$ | $0 F 241 \mathrm{E} / \mathrm{r} /$ drex0 | subtracts the single-pecision <br> floating-point values in the low- |
| FNMSUBSS $x m m 1, x m m 3 / m e m 32, x m m 2, x m m 1$ | OF $241 \mathrm{E} / \mathrm{r} /$ drex1 |  |
| order doubleword of the fourth |  |  |
| operand from the negated |  |  |
| product and writes the result in |  |  |
| the low-order doubleword of the |  |  |
| destination (XMM1 register). |  |  |



## Related Instructions

PMACSDD, PMACSDQH, PMACSDQL, PMACSSDD, PMACSSDQH, PMACSSDQL, PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, FMSUBPD, FNMADDPD, FNMSUBPD FMADDSD, FNMADDSD, FNMSUBSD, FMADDSS, FMSUBSS, FNMADDSS

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | M | M | M |  | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | $\begin{array}{\|c\|} \hline \text { Virtual } \\ 8086 \\ \hline \end{array}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value. |
|  | X | X | X | +/-zero was multiplied by +/- infinity |
|  | X | X | X | +infinity was added to -infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Overflow exception (OE) | X | X | X | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PF) } \end{aligned}$ (PE) | X | X | X | A result could not be represented exactly in the destination format. |

# Extract Fraction Packed Double-Precision Floating-Point 

Extracts the fractional portion of each of the two double-precision floating-point values in an XMM register or a 128-bit memory location and writes the result in the corresponding quadword in the destination register. The instruction results are exact.

The rounding mode defined in the MXCSR is ignored.
If the source value is QNaN , it is written to the destination with no exception generated. If the source value is infinity, the instruction returns an indefinite value when the invalid-operation exception (IE) is masked.

The FRCZPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic Opcode Description

Extracts the fractional portion of each of two packed double-precision floating-point values in XMM2 register or 128-bit memory location and writes quadword results in the destination (XMM1 register).


## Related Instructions

ROUNDPD, ROUNDPS, ROUNDSD, ROUNDSS, FRCZPS, FRCZSS, FRCZSD
rFLAGS Affected
None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value or infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Precision exception (PE) | X | X | X | The source operand was not an integral value. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |

## FRCZPS

## Extract Fraction Packed Single-Precision Floating-Point

Extracts the fractional portion of each of the four single-precision floating-point values in an XMM register or a 128-bit memory location and writes the result in the corresponding doubleword in the destination register. The instruction results are exact.

The rounding mode indicated in the MXCSR is ignored.
If the source value is QNaN , it is written to the destination with no exception generated. If the source value is infinity, the instruction returns an indefinite value when the invalid-operation exception (IE) is masked.

The FRCZPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic Opcode Description

FRCZPS xmm1, xmm2/mem128 0F 7A $10 / r$

Extracts the fractional portion of each of four packed single-precision floating-point values in XMM2 register or 128-bit memory location and writes corresponding doubleword results in the destination (XMM1 register).


## Related Instructions

ROUNDPD, ROUNDPS, ROUNDSD, ROUNDSS, FRCZPD, FRCZSS, FRCZSD

## rFLAGS Affected

None
MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value or infinity |
| Denormalized-operand exception (DE) | X | X | X | A source operand was a denormal value. |
| Precision exception (PE) | X | X | X | The source operand was not an integral value. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |

## FRCZSD

## Extract Fraction Scalar Double-Precision Floating-Point

Extracts the fractional portion of the double-precision floating-point value in the low-order quadword of XMM register or 64-bit memory location and writes the result in the low-order quadword in the destination register. The instruction results are exact. The upper double-precision floating-point value in the destination register is not affected.

The rounding mode defined in the MXCSR is ignored.
If the source value is QNaN , it is written to the destination with no exception generated. If the source value is infinity, the instruction returns an indefinite value when the invalid-operation exception (IE) is masked.

The FRCZSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic Opcode Description

Extracts the fractional portion of the double-precision floating-point value in the low-order quadword of the
FRCZSD xmm1, xmm2/mem64
OF 7A 13 /r XMM2 register or 64-bit memory location and writes the result in the low-order quadword of the destination (XMM1 register).


## Related Instructions

ROUNDPD, ROUNDPS, ROUNDSD, ROUNDSS, FRCZPS, FRCZPD, FRCZSS
rFLAGS Affected
None

## MXCSR Flags Affected

| MM | FZ | RC | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | M | M |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value or infinity |
| $\begin{aligned} & \text { Denormalized-operand } \\ & \text { exception (DE) } \end{aligned}$ | X | X | X | A source operand was a denormal value. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PE) } \end{aligned}$ | X | X | X | The source operand was not an integral value. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |

## FRCZSS

## Extract Fraction Scalar Single-Precision Floating Point

Extracts the fractional portion of the single-precision floating-point value in the low-order doubleword of XMM register or 32-bit memory location and writes the result in the low-order doubleword in the destination register. The instruction results are exact. The upper three single-precision floating-point values in the destination register are not affected.

The rounding mode indicated in the MXCSR is ignored.
If the source value is QNaN , it is written to the destination with no exception generated. If the source value is infinity, the instruction returns an indefinite value when the invalid-operation exception (IE) is masked.

The FRCZSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic Opcode Description

Extracts the fractional portion of the single-precision floating-point value in the low-order doubleword of the
FRCZSS xmm1, xmm2/mem32
OF 7A 12 /r XMM2 register or 32-bit memory location and writes the result in the low-order doubleword of the destination (XMM1 register).


## Related Instructions

ROUNDPD, ROUNDPS, ROUNDSD, ROUNDSS, FRCZPS, FRCZPD, FRCZSD

## rFLAGS Affected

None

## MXCSR Flags Affected

| MM | FZ | RC |  | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $M$ | $M$ |  |  | $M$ | $M$ |
| 17 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Note: A flag that may be set to one or cleared to zero is $M$ (modified). Unaffected flags are blank.

## Exceptions

| Exception | Real | Virtual 8086 | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
|  | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT $=0$. See SIMD Floating-Point Exceptions, below, for details. |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while alignment checking was enabled. |
| SIMD Floating-Point Exception, \#XF | X | X | X | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. |
| SIMD Floating-Point Exceptions |  |  |  |  |
| Invalid-operation exception (IE) | X | X | X | A source operand was an SNaN value or infinity |
| $\begin{aligned} & \text { Denormalized-operand } \\ & \text { exception (DE) } \end{aligned}$ | X | X | X | A source operand was a denormal value. |
| $\begin{aligned} & \text { Precision exception } \\ & \text { (PE) } \end{aligned}$ | X | X | X | The source operand was not an integral value. |
| Underflow exception (UE) | X | X | X | A rounded result was too small to fit into the format of the destination operand. |

## PCMOV

## Vector Conditional Moves

Moves bits of either the first source operand or the second source operand into the destination, based on the value of the corresponding bit in a bitwise predicate of the selector operand. If the selector bit is set to 1 , the corresponding bit in the first source operand is moved to the destination; otherwise, the corresponding bit from the second source operand is moved to the destination. All moves are 128 bits in length.

This instruction directly implements the C-language ternary "?" operation on each of the 128 bits.
The destination register is an XMM register addressed by the DREX.dest field.
The PCMOV instruction requires four operands:
PCMOV dest, src1, src2, selector
The PCMOV instruction may use instructions to compute the predicate in the selector operand. PCMPEQB (PCMPGTB), PCMPEQW (PCMPGTW) and PCMPEQD (PCMPGTD) compare byte, word and doubleword integer operands, respectively and set the predicate in the destination register to masks of 1s and 0s accordingly. CMPPS (CMPSS) and CMPPD (CMPSD) compare word and doubleword floating-point operands, respectively and provide the predicate for the floating-point instructions.

The PCMOV instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic Opcode Description<br>PCMOV $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ PCMOV $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$ PCMOV $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ PCMOV $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$<br>OF 2422 /r /drex0<br>0F 2422 /r/drex1<br>OF 2426 /r /drex0<br>0F 2426 /r /drex1<br>For each bit position of the 128 bit field, moves the bit value from the second source operand to the destination (xmm1 register) when the associated bit in the fourth source operand =1; otherwise, moves bit value from the third source operand to the destination.

## Action

```
for (i=0; i<128; i=++)
    dest[i]:= selector[i] ? source1[i] : source2[i];
```



## Related Instructions

FCMOVB, FCMOVBE, FCMOVE, FCMOVNB, FCMOVNBE, FCMOVNE, FCMOVU, FCMOVNU, CMOVcc

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | $\begin{gathered} \hline \text { Virtual } \\ 8086 \end{gathered}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1 . |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . |
| Device not available, \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1 . |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | X | X | The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM $=1$. |

## PCOMB

Compares corresponding packed signed bytes in the first and second source operands and writes the result of each comparison in the corresponding byte of the destination. The result of each comparison is a 8 -bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMB instruction requires four operands:

> PCOMB dest, src1, src2, cond

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMB instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic

PCOMB xmm1, xmm2, xmm3/mem128, imm8 0F 25 4C /r/drex0 ib

## Description

Compares signed bytes in XMM2 register with corresponding byte in XMM3 register or 128-bit memory location and writes 8 bits of all 1s (TRUE) or all Os (FALSE) in the corresponding byte in the destination (XMM1 register).


## Related Instructions

PCOMUB, PCOMUW, PCOMUD, PCOMUQ, PCOMW, PCOMD, PCOMQ
rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> 8000 _0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |
|  | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  | X | X | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
|  |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM=1. |

## PCOMD

## Compare Vector Signed Doublewords

Compares corresponding packed signed doublewords in the first and second source operands and writes the result of each comparison in the corresponding doubleword of the destination. The result of each comparison is a 32-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMD instruction requires four operands:
PCOMD dest, src1, src2, cond

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

PCOMUB, PCOMUW, PCOMUD, PCOMUQ, PCOMB, PCOMW, PCOMQ

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

#  <br> <br> PCOMQ <br> <br> PCOMQ <br> <br> Compare Vector Signed Quadwords 

 <br> <br> Compare Vector Signed Quadwords}

Compares corresponding packed signed quadwords in the first and second source operands and writes the result of each comparison in the corresponding quadword of the destination. The result of each comparison is a 64-bit value of all 1s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMQ instruction requires four operands:

> PCOMQ dest, src1, src2, cond

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


Related Instructions
PCOMUB, PCOMUW, PCOMUD, PCOMUQ, PCOMB, PCOMW, PCOMD
rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PCOMUB

## Compare Vector Unsigned Bytes

Compares corresponding packed unsigned bytes in the first and second source operands and writes the result of each comparison in the corresponding byte of the destination. The result of each comparison is an 8 -bit value of all 1 s (TRUE) or all 0 s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMUB instruction requires four operands:

> PCOMUB dest, src1, src2, cond

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMUB instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

PCOMUW, PCOMUD, PCOMUQ, PCOMB, PCOMW, PCOMD, PCOMQ

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not Supported, as <br> indicated by ECX bit 11 of CPUID function <br> $8000 \_001 \mathrm{~h}$. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |
|  | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  | X | X | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
|  |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM=1. |

#  <br> <br> PCOMUD <br> <br> PCOMUD <br> <br> Compare Vector Unsigned Doublewords 

 <br> <br> Compare Vector Unsigned Doublewords}

Compares corresponding packed unsigned doublewords in the first and second source operands and writes the result of each comparison in the corresponding doubleword of the destination. The result of each comparison is a 32-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMUD instruction requires four operands:
PCOMUD dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMUD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic

PCOMUD xmm1, xmm2, xmm3/mem128, imm8 OF 25 6E /r/drex0 ib

## Description

Compares unsigned doublewords in XMM2 register with corresponding doubleword in XMM3 register or 128-bit memory location and writes 32 bits of all 1 s (TRUE) or all 0 s (FALSE) in the corresponding doubleword in the destination (XMM1 register).


## Related Instructions

PCOMUB, PCOMUW, PCOMUQ, PCOMB, PCOMW, PCOMD, PCOMQ
rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |$|$| The SSE5 instructions are not supported, as |
| :--- |
| Invalid opcode, \#UD | X

## PCOMUQ

## Compare Vector Unsigned Quadwords

Compares corresponding packed unsigned quadwords in the first and second source operands and writes the result of each comparison in the corresponding quadword of the destination. The result of each comparison is a 64-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMUQ instruction requires four operands:
PCOMUQ dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMUQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

PCOMUB, PCOMUW, PCOMUD, PCOMB, PCOMW, PCOMD, PCOMQ
rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |


| AMD |  |
| ---: | ---: |
| 43479—Rev. 3.00—August 2007 | AMD64 Technology |

## PCOMUW

## Compare Vector Unsigned Words

Compares corresponding packed unsigned words in the first and second source operands and writes the result of each comparison in the corresponding word of the destination. The result of each comparison is a 16-bit value of all 1 s (TRUE) or all 0s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



The PCOMUW instruction requires four operands:
PCOMUW dest, src1, src2, cond
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMUW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

## Mnemonic

PCOMUW xmm1, xmm2, xmm3/mem128, imm8

Opcode

OF 25 6D /r /drex0 ib

## Description

Compares unsigned words in XMM2 register with corresponding word in XMM3 register or 128-bit memory location and writes 16 bits of all 1s (TRUE) or all Os (FALSE) in the corresponding word in the destination (XMM1 register).


## Related Instructions

PCOMUB, PCOMUD, PCOMUQ, PCOMB, PCOMW, PCOMD, PCOMQ
rFLAGS Affected
None
MXCSR Flags Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |$|$| The SSE5 instructions are not supported, as |
| :--- |
| Invalid opcode, \#UD | X

## PCOMW

## Compare Vector Signed Words

Compares corresponding packed signed words in the first and second source operands and writes the result of each comparison in the corresponding word of the destination. The result of each comparison is a 16 -bit value of all 1 s (TRUE) or all 0 s (FALSE).

The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in the following diagram.

## PCOM Immediate Operand



| Immediate Operand Byte |  |  |
| :---: | :---: | :---: |
| Bits | Descriptions |  |
| 7:3 | 00000b |  |
| 2:0 | cond - Defines the comparison operation performed on the selected operand. |  |
|  | cond | Comparison Operation |
|  | 000 | Less Than |
|  | 001 | Less Than or Equal |
|  | 010 | Greater Than |
|  | 011 | Greater Than or Equal |
|  | 100 | Equal |
|  | 101 | Not Equal |
|  | 110 | False |
|  | 111 | True |

The PCOMW instruction requires four operands:

> PCOMW dest, src1, src2, cond

The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PCOMW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


## Related Instructions

PCOMUB, PCOMUW, PCOMUD, PCOMUQ, PCOMB, PCOMD, PCOMQ

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> 8000 _0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-System FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |
|  | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  | X | X | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
|  |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM=1. |

## PERMPD

Permute Double-Precision Floating-Point
Moves any of the four double-precision values in the source operands to each quadword of the destination XMM register. Each double-precision value of the result can optionally have a logical operation applied to it.

The second source operand (src2) is concatenated with the first source operand (src1) to form a logical 256 -bit source consisting of four double-precision values. The third source operand (src3) contains control bytes specifying the source quadword and the logical operation for each destination quadword.

The destination register is an XMM register addressed by the DREX.dest field.
The PERMPD instruction requires four operands:
PERMPD dest, src1, src2, src3
The control bytes for double-precision operands 0 and 1 of the destination are byte 0 and 8 , respectively, of the third source.

For each double-precision value of the 16-byte result, the corresponding control byte in src3 is used as follows:

- bits 1:0 of src3 select one of the four quadwords from src2:src1
- bits 7:5 of src3 select the logical operation applied.

The PERMPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

The control byte is defined in Table 2-1, "PERMPD Control Byte", on page 120.

| Mnemonic | Opcode | Description |
| :---: | :---: | :---: |
| PERMPD $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$ | OF $2421 / \mathrm{r} / \mathrm{drex} 0$ | For each double-precision result, |
| PERMPD $x$ xm1, $x m m 1, x m m 3 / m e m 128, x m m 2$ | OF $2421 / r / d r e x 1$ |  |
| PERMPD $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | OF $2425 / \mathrm{r} / \mathrm{drex} 0$ | an operation on one of 4 doubleprecision operands from the |
| PERMPD $x m m 1, x m m 3 / m e m 128, x m m 2, x m m 1$ | OF 2425 /r /drex1 | second and third source operands and writes result in destination (xmm1 register). |

## Table 2-1. PERMPD Control Byte

| 7 | 5 | 4 |  | 2 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Op |  | Reserved |  | Src_Sel |  |
|  |  |  |  |  |  |  |


| Control Byte |  |  |
| :---: | :---: | :---: |
| Bits | Description |  |
| 7:5 | Op - Defines the logical operation performed on the selected operand. |  |
|  | OP | Operation |
|  | 000 | Double-precision source operand |
|  | 001 | Absolute value of double-precision source operand |
|  | 010 | Negative value of double-precision source operand |
|  | 011 | Negative of absolute value of double-precision source operand |
|  | 100 | 0.0 |
|  | 101 | -1.0 |
|  | 110 | 1.0 |
|  | 111 | The value of $\mathrm{Pi}(\pi)$, with rounding based on the setting of the rounding control (MXCSR.RC): <br> RC Value <br> 00 0x400921FB54442D18h <br> $010 \times 400921$ FB54442D18h <br> 10 0x400921FB54442D19h <br> $110 \times 400921 F B 54442 \mathrm{D} 18 \mathrm{~h}$ |
| 4:2 | Reserved |  |
| 1:0 | Src_Sel - Selects the double-precision quadword source operand to be operated on. |  |
|  | Src_Sel | Source Selected |
|  | 00 | src1[63:0] |
|  | 01 | src1[127:64] |
|  | 10 | src2[63:0] |
|  | 11 | src2[127:64] |

## Action

```
for (i=0; i<2 i=++)
    dest[i]:= control[i].op (src1|src2) control[i].src_sel;
```



## Related Instructions

PSHUFHW, PSHUFD, PSHUFLW, PSHUFW, PPERM, PERMPS
rFLAGS Affected
None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> 8000_0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |
|  | X | X | X | The task-Switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  | X | x | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
|  |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM $=1$. |

## PERMPS

## Permute and Modify Single-Precision Floating Point

Moves any of the eight single-precision values in the source operands to each doubleword of the destination XMM register. Each single-precision value of the result can optionally have a logical operation applied to it.

The second source operand (src2) is concatenated with the first source operand (src1) to form a logical 256 -bit source consisting of eight single-precision values. The third source operand (src3) contains control bytes specifying the source doubleword and the logical operation for each destination doubleword.

The destination register is an XMM register addressed by the DREX.dest field.
The PERMPS instruction requires four operands:
PERMPS dest, src1, src2, src3

The control bytes for single-precision operands $0,1,2$ and 3 of the destination are byte $0,4,8$ and 12 , respectively, of the third source.

For each single-precision value of the 16-byte result, the corresponding control byte in src3 is used as follows:

- bits 2:0 of src3 select one of the 8 doublewords from src2:src1
- bits 7:5 of src3 select the operation applied.

The PERMPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

The control byte is defined in Table 2-2, "PERMPS Control Byte", on page 124.

Mnemonic<br>PERMPS $x m m 1, x m m 1, x m m 2, x m m 3 / m e m 128$<br>PERMPS $x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2$

## Opcode

OF $2420 / r / d r e x 0$
OF $2420 / r / d r e x 1$
OF 2424 /r /drex0
OF 2424 /r /drex1

## Description

For each single-precision result, uses corresponding control byte in the fourth operand to perform an operation on one of 8 singleprecision operands from the second and third source operands and writes result in destination (xmm1 register).

## Table 2-2. PERMPS Control Byte



| Control Byte |  |  |
| :---: | :---: | :---: |
| Bits | Description |  |
| 7:5 | Op - Defines the operation performed on the selected operand. |  |
|  | OP | Operation |
|  | 000 | Single-precision source operand |
|  | 001 | Absolute value of single-precision source operand |
|  | 010 | Negative value of single-precision source operand |
|  | 011 | Negative of absolute value of single-precision source operand |
|  | 100 | +0.0 |
|  | 101 | -1.0 |
|  | 110 | +1.0 |
|  | 111 | The value of $\mathrm{Pi}(\pi)$, with rounding based on the setting of the rounding control (MXCSR.RC): <br> RC Value <br> 00 0x40490FDBh <br> $010 \times 40490 F D A h$ <br> 10 0x40490FDBh <br> 11 0x40490FDAh |
| 4:3 | Reserved |  |
| 2:0 | Src_Sel - Selects the single-precision doubleword source operand to be operated on. |  |
|  | Src_Sel | Source Selected |
|  | 000 | src1[31:0] |
|  | 001 | src1[63:32] |
|  | 010 | src1[95:64] |
|  | 011 | src1[127:96] |
|  | 100 | src2[31:0] |
|  | 101 | src2[63:32] |
|  | 110 | src2[95:64] |
|  | 111 | src2[127:96] |

## Action

for (i=0; i<4 i=++)
dest[i]:= control[i].op (src1|src2) control[i].src_sel;


## Related Instructions

PSHUFHW, PSHUFD, PSHUFLW, PSHUFW, PPERM, PERMPD

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :---: | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> $8000 \_0001 \mathrm{~h}$. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | X | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Device not available, <br> \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | X | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |
|  | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  | X | X | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
| Page fault, \#PF |  | X | X | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | X | X | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM=1. |

#  <br> <br> PHADDBD <br> <br> PHADDBD <br> <br> Packed Horizontal Add Signed Byte to Signed <br> <br> Packed Horizontal Add Signed Byte to Signed Doubleword 

 Doubleword}

Adds four successive 8 -bit signed integer values from the second source operand and packs the signextended results of the additions in a doubleword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDBD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDBD xmm1, xmm2/mem128 | OF 7A 42/r | Adds four successive 8-bit signed integer values <br> in an XMM register or 128-bit memory location <br> and packs the 32-bit results in the destination |
| XMM register. |  |  |



## Related Instructions

PHADDBW, PHADDBQ, PHADDWD, PHADDWQ, PHADDDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

Adds eight successive 8-bit signed integer values from the second source operand and packs the signextended results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDBQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDBQ xmm1, xmm2/mem128 | OF 7A 43/r | Adds eight successive 8-bit signed integer values <br> in an XMM register or 128-bit memory location <br> and packs the 32-bit results in the destination |
| XMM register. |  |  |



## Related Instructions

PHADDBW, PHADDBD, PHADDWD, PHADDWQ, PHADDDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHADDBW

## Packed Horizontal Add Signed Byte to Signed

 WordAdds each adjacent pair of 8-bit signed integer values from the second source operand and packs the sign-extended 16-bit integer result of each addition in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDBW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDBW xmm1, xmm2/mem128 | 0F 7A 41/r | Adds each adjacent pair of 8-bit signed integer <br> values in an XMM register or 128-bit memory <br> location and packs the 16-bit results in the <br> destination XMM register. |



## Related Instructions

PHADDBD, PHADDBQ, PHADDWD, PHADDWQ, PHADDDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD 7 <br> <br> PHADDDQ <br> <br> PHADDDQ <br> <br> Packed Horizontal Add Signed Doubleword to <br> <br> Packed Horizontal Add Signed Doubleword to Signed Quadword 

 Signed Quadword}

Adds each adjacent pair of 32-bit signed integer values from the second source operand and packs the sign-extended results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDDQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDDQ xmm1, xmm2/mem128 | OF 7A 4B/r | Adds each adjacent pair of 32-bit signed integer <br> values in an XMM register or 128-bit memory <br> location and packs the 64-bit results in the <br> destination XMM register. |

xmm2/mem128


## Related Instructions

PHADDBW, PHADDBD, PHADDBQ, PHADDWD, PHADDWQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHADDUBD

## Packed Horizontal Add Unsigned Byte to Doubleword

Adds four successive 8 -bit unsigned integer values from the second source operand and packs the results of the additions in a doubleword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUBD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> PHADDUBD xmm1, xmm2/mem128 |
| :--- | :--- | :--- |
| Adds four successive 8-bit unsigned integer |  |  |
| values in an XMM register or 128-bit memory |  |  |



## Related Instructions

PHADDUBW, PHADDUBQ, PHADDUWD, PHADDUWQ, PHADDUDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHADDUBQ

Packed Horizontal Add Unsigned Byte to Quadword

Adds eight successive 8 -bit unsigned integer values from the second source operand and packs the results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUBQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> Adds eight successive 8-bit unsigned integer |
| :--- | :--- | :--- |
| PHADDUBQ xmm1, xmm2/mem128 | 0F 7A 53/r | values in an XMM register or 128-bit memory <br> location and packs the 64-bit results in the <br> destination XMM register. |



## Related Instructions

PHADDUBW, PHADDUBD, PHADDUWD, PHADDUWQ, PHADDUDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |


#### Abstract

AMD

\section*{PHADDUBW Packed Horizontal Add Unsigned Byte to Word}


Adds each adjacent pair of 8-bit unsigned integer values from the second source operand and packs the 16-bit integer result of each addition in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUBW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDUBW xmm1, xmm2/mem128 | OF 7A 51/r | Adds each adjacent pair of 8-bit unsigned integer <br> values in an XMM register or 128-bit memory <br> location and packs the 16-bit results in the <br> destination XMM register. |



Related Instructions
PHADDUBD, PHADDUBQ, PHADDUWD, PHADDUWQ, PHADDUDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD <br> <br> PHADDUDQ Packed Horizontal Add Unsigned Doubleword to <br> <br> PHADDUDQ Packed Horizontal Add Unsigned Doubleword to Quadword 

 Quadword}

Adds each adjacent pair of 32-bit unsigned integer values from the second source operand and packs the results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUDQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> PHADDUDQ xmm1, xmm2/mem128 |
| :--- | :--- | :--- |
| OF 7A 5B /r | Adds each adjacent pair of 32-bit unsigned <br> integer values in an XMM register or 128-bit <br> memory location and packs the 64-bit results in <br> the destination XMM register. |  |



## Related Instructions

PHADDUBW, PHADDUBD, PHADDUBQ, PHADDUWD, PHADDUWQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHADDUWD

Packed Horizontal Add Unsigned Word to Doubleword

Adds each adjacent pair of 16-bit unsigned integer values from the second source operand and packs the results of the addition in a doubleword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDUWD xmm1, xmm2/mem128 | 0F 7A $56 / \mathrm{r}$ | Adds each adjacent pair of 16-bit unsigned <br> integer values in an XMM register or 128-bit <br> memory location and packs the 32-bit results in <br> the destination XMM register. |

xmm2/mem128


## Related Instructions

PHADDUBW, PHADDUBD, PHADDUBQ, PHADDUWQ, PHADDUDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD <br> <br> PHADDUWQ <br> <br> PHADDUWQ <br> Packed Horizontal Add Unsigned Word to Quadword 

Adds four successive 16-bit unsigned integer values from the second source operand and packs the results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDUWQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDUWQ xmm1, xmm2/mem128 | OF 7A 57/r | Adds four successive 16-bit unsigned integer <br> values in an XMM register or 128-bit memory <br> location and packs the 64-bit results in the <br> destination XMM register. |



Related Instructions
PHADDUBW, PHADDUBD, PHADDUBQ, PHADDUWD, PHADDUDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHADDWD

## Packed Horizontal Add Signed Word to Signed Doubleword

Adds each adjacent pair of 16-bit signed integer values from the second source operand and packs the sign-extended results of the addition in a doubleword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDWD xmm1, xmm2/mem128 | 0F 7A 46/r | Adds each adjacent pair of 16-bit signed integer <br> values in an XMM register or 128-bit memory <br> location and packs the 32-bit results in the <br> destination XMM register. |



## Related Instructions

PHADDBW, PHADDBD, PHADDBQ, PHADDWQ, PHADDDQ
rFLAGS Affected
None

## MXCSR FLAGS Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD <br> <br> PHADDWQ <br> <br> PHADDWQ <br> <br> Packed Horizontal Add Signed Word to Signed <br> <br> Packed Horizontal Add Signed Word to Signed Quadword 

 Quadword}

Adds four successive 16-bit signed integer values from the second source operand and packs the signextended results of the additions in a quadword in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHADDWQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHADDWQ xmm1, xmm2/mem128 | OF 7A 47/r | Adds four successive 16-bit signed integer values <br> in an XMM register or 128-bit memory location <br> and packs the 64-bit results in the destination |
| XMM register. |  |  |



## Related Instructions

PHADDBW, PHADDBD, PHADDBQ, PHADDWD, PHADDDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PHSUBBW

## Packed Horizontal Subtract Signed Byte to Signed Word

Subtracts the most significant signed integer byte from the least significant signed integer byte of each word from the second source operand and packs the sign-extended 16-bit integer result of each subtraction in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHSUBBW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description |
| :--- | :--- | :--- |
| PHSUBBW xmm1, xmm2/mem128 | OF 7A 61/r | Subtracts the most significant byte from the least <br> significant byte of each word in an XMM register or <br> 128-bit memory location and packs the 16-bit <br> results in the destination XMM register. |



## Related Instructions

PHSUBWD, PHSUBDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD 7 <br> <br> PHSUBDQ Packed Horizontal Subtract Signed Doubleword to <br> <br> PHSUBDQ Packed Horizontal Subtract Signed Doubleword to Signed Quadword 

 Signed Quadword}

Subtracts the most significant signed integer doubleword from the least significant signed integer doubleword of each quadword from the second source operand and packs the sign-extended 64-bit integer result of each subtraction in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHSUBDQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> Subtracts the most significant doubleword from <br> the least significant doubleword of each |
| :--- | :--- | :--- |
| PHSUBDQ xmm1, xmm2/mem128 | 0F 7A 63/r | quadword in an XMM register or 128-bit memory <br> location and packs the 64-bit results in the <br> destination XMM register. |



## Related Instructions

PHSUBBW, PHSUBWD

## rFLAGS Affected

None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

# AMD <br> <br> PHSUBWD <br> <br> PHSUBWD <br> <br> Packed Horizontal Subtract Signed Word to <br> <br> Packed Horizontal Subtract Signed Word to Signed Doubleword 

 Signed Doubleword}

Subtracts the most significant signed integer word from the least significant signed integer word of each doubleword from the second source operand and packs the sign-extended 32-bit integer result of each subtraction in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PHSUBWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode | Description <br> Subtracts the most significant word from the least |
| :--- | :--- | :--- |
| PHSUBWD xmm1, xmm2/mem128 | OF 7A 62/r | significant word of each adjacent pair of 16-bit <br> signed integer values in an XMM register or 128- <br> bit memory location and packs the 32-bit results in <br> the destination XMM register. |

xmm2/mem128


Related Instructions
PHSUBBW, PHSUBDQ
rFLAGS Affected
None
MXCSR FLAGS Affected
None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |

## PMACSDD Packed Multiply Accumulate Signed Doubleword to Signed Doubleword

Multiplies each packed 32-bit signed integer value in the first source operand by the corresponding packed 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the corresponding packed 32-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

No saturation is performed on the sum. If the result of the multiply causes non-zero values to be set in the upper 32 bits of the 64 bit product, they are ignored. If the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). In both cases, only the signed low-order 32 bits of the result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSDD instruction requires four operands:

$$
\text { PMACSDD dest, src1, src2, src3 dest }=s r c 1 * s r c 2+s r c 3
$$

The PMACSDD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

| Mnemonic | Opcode |
| :--- | :--- |
|  |  |
| PMACSDD $x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1$ | $0 F 249 E / r / d r e x 0$ |

## Description

Multiplies each packed 32-bit signed integer values in the second and third operands, then adds the 64-bit product to the corresponding packed 32-bit signed integer value in the fourth operand and writes the signed 32-bit result in the corresponding doubleword of the destination (xmm1 register).

## Action

```
for (i=0; i<128; i=i+32)
{
    temp = xmm2[(31+i):i] * xmm3/mem128[(31+i):i];
    temp = xmm1[(31+i):i] + temp;
    xmm1[(31+i):i] = temp;
}
```



## Related Instructions

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD

## rFLAGS Affected

None

## MXCSR Flags Affected

None

## Exceptions

| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| Invalid opcode, \#UD | X | X | X | The SSE5 instructions are not supported, as <br> indicated by ECX bit 11 of CPUID function <br> 8000 _0001h. |
|  | X | X | X | The emulate bit (EM) of CR0 was set to 1. |
|  | X | x | X | The operating-system FXSAVE/FXRSTOR support <br> bit (OSFXSR) of CR4 was cleared to 0. |
| Device not available, <br> \#NM | X | X | X | The task-switch bit (TS) of CR0 was set to 1. |
| Stack, \#SS | X | x | X | A memory address exceeded the stack segment limit <br> or was non-canonical. |


| Exception | Real | Virtual <br> $\mathbf{8 0 8 6}$ | Protected | Cause of Exception |
| :--- | :---: | :---: | :---: | :--- |
| General protection, \#GP | X | X | X | A memory address exceeded a data segment limit or <br> was non-canonical. |
|  |  |  | X | A null data segment was used to reference memory. |
|  | X | x | X | The memory operand was not aligned on a 16-byte <br> boundary while MXCSR.MM $=0$. |
| Page fault, \#PF |  | x | x | A page fault resulted from the execution of the <br> instruction. |
| Alignment Check, \#AC |  | x | x | An unaligned memory reference was performed while <br> alignment checking was enabled while <br> MXCSR.MM $=1$. |

## PMACSDQH

## Packed Multiply Accumulate Signed High Doubleword to Signed Quadword

Multiplies the second 32-bit signed integer value of the first source operand by the second 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the low-order 64-bit signed integer value in the third source operand. Simultaneously, multiplies the fourth 32-bit signed integer value of the first source operand by the fourth 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the second 64-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. Both results are written to the destination register.

No saturation is performed on the sum. If the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the low-order 64 bits of each result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field nd is identical to the third source register.

The PMACSDQH instruction requires four operands:

$$
\text { PMACSDQH dest, src1, src2, src3 dest }=s r c 1 * \operatorname{src} 2+\operatorname{src} 3
$$

The PMACSDQH instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

```
Mnemonic
PMACSDQH xmm1, xmm2, xmm3/mem128, xmm1 0F 24 9F/r/drex0
```


## Action

}

```
```

for (i=0; i<128; i=i+64)

```
for (i=0; i<128; i=i+64)
{
{
    temp = xmm2[(63+i):32+i] * xmm3/mem128[(63+i):32+i];
    temp = xmm2[(63+i):32+i] * xmm3/mem128[(63+i):32+i];
    temp = xmm1[(63+i):i] + temp;
    temp = xmm1[(63+i):i] + temp;
    xmm1[(63+i):i] = temp;
```

    xmm1[(63+i):i] = temp;
    ```

Description
Multiplies the high doublewords in the second and third operand, then adds the signed 64-bit products to the signed 64 -bit values in the fourth operand and writes the quadword results in the destination (xmm1 register).


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CRO was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSDQL}

\section*{Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword}

Multiplies the low-order 32-bit signed integer value of the first source operand by the low-order 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the low-order 64-bit signed integer value in the third source operand. Simultaneously, multiplies the third 32-bit signed integer value of the first source operand by the corresponding 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the second 64-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. Both results are written to the destination (accumulator) register.

No saturation is performed on the sum. If the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the low-order 64 bits of each result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSDQL instruction requires four operands:
\[
\text { PMACSDQL dest, src1, src2, src3 dest }=s r c 1 * \operatorname{src} 2+s r c 3
\]

The PMACSDQL instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
```

Mnemonic
PMACSDQL xmm1, xmm2, xmm3/mem128, xmm1

```

Opcode

OF 2497 /r /drex0

\section*{Action}
```

for (i=0; i<128; i=i+64)

```
for (i=0; i<128; i=i+64)
{
{
    temp = xmm2[(31+i):i] * xmm3/mem128[(31+i):i];
    temp = xmm2[(31+i):i] * xmm3/mem128[(31+i):i];
    temp = xmm1[(63+i):i] + temp;
    temp = xmm1[(63+i):i] + temp;
    xmm1[(63+i):i] = temp;
    xmm1[(63+i):i] = temp;
}
```

}

```

Description
Multiplies the low doublewords in the second and third operands, then adds the signed 64 -bit products to the signed 64-bit values in the fourth operand and writes the signed quadword results in the destination (xmm1 register).


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQH, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 5 } & & & X & A null data segment was used to reference memory. \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & x & x & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & x & x & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSSDD Packed Multiply Accumulate Signed Doubleword to Signed Doubleword with Saturation}

Multiplies each packed 32-bit signed integer value in the first source operand by the corresponding packed 32-bit signed integer value in the second source operand, then adds each 64-bit signed integer product to the corresponding packed 32-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value in the destination, if the value is larger than the largest signed 32 -bit integer, it is saturated to 7FFF_FFFFh, and if the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000_0000h.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSSDD instruction requires four operands:
\[
\text { PMACSSDD dest, src1, src2, src3 dest }=s r c 1 * \operatorname{src} 2+\operatorname{src} 3
\]

The PMACSSDD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\section*{Mnemonic}

PMACSSDD xmm1, xmm2, xmm3/mem128, xmm1

\section*{Opcode}

OF 24 8E /r /drex0

\section*{Description}

Multiplies each packed 32-bit signed integer values in the second and third operands, then adds each 64-bit product to the corresponding packed 32-bit signed integer value in the fourth operand and writes the signed saturated 32-bit result in the corresponding doubleword of the destination (xmm1 register).

\section*{Action}
```

for (i=0; i<128; i=i+32)
{
temp = xmm2[(31+i):i] * xmm3/mem128[(31+i):i];
temp = xmm1[(31+i):i] + temp;
if (temp < -2^31) temp = -2^31;
if (temp > 2^31-1) temp = 2^31-1;
xmm1[(31+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSSDQH \\ Packed Multiply Accumulate Signed High Doubleword to Signed Quadword with Saturation}

Multiplies the second 32-bit signed integer value of the first source operand by the second 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the low-order 64-bit signed integer value in the third source operand. Simultaneously, multiplies the fourth 32-bit signed integer value of the first source operand by the fourth 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the high-order 64-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. Both results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 64-bit integer. For each packed value in the destination, if the value is larger than the largest signed 64-bit integer, it is saturated to 7FFF_FFFF_FFFF_FFFFh, and if the value is smaller than the smallest signed 64-bit integer, it is saturated to 8000_0000_0000_0000h.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSSDQH instruction requires four operands:
\[
\text { PMACSSDQH dest, src1, src2, src3 dest }=s r c 1 * s r c 2+s r c 3
\]

The PMACSSDQH instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

PMACSSDQH xmm1, xmm2, xmm3/mem128, xmm1 0F 24 8F /r/drex0

\section*{Description}

Multiplies the high doublewords in the second and third operands, then adds the signed products to the signed 64-bit integer values in the fourth operand. The quadword results are saturated and written to the destination register.
```

Action
for (i=0; i<128; i=i+64)
{
temp = xmm2[(63+i):32+i] * xmm3/mem128[(63+i):32+i];
temp = xmm1[(63+i):i] + temp;
if (temp < -2^63) temp = -2^63;
if (temp > (2^63 - 1)) temp = (2^63 - 1);
xmm1[(63+i):i] = temp;
}

```


Related Instructions
PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD
rFLAGS Affected
None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSEE instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 5 } & & & X & A null data segment was used to reference memory. \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & x & x & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & x & x & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSSDQL \\ Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword with Saturation}

Multiplies the low-order 32-bit signed integer value of the first source operand by the low-order 32-bit signed integer value in the second source operand, then adds the 64 -bit signed integer product to the low-order 64-bit signed integer value in the third source operand. Simultaneously, multiplies the third 32-bit signed integer value of the first source operand by the third 32-bit signed integer value in the second source operand, then adds the 64-bit signed integer product to the high-order 64-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. Both results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 64-bit integer. For each packed value in the destination, if the value is larger than the largest signed 64-bit integer, it is saturated to 7FFF_FFFF_FFFF_FFFFh, and if the value is smaller than the smallest signed 64-bit integer, it is saturated to 8000_0000_0000_0000h.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSSDQL instruction requires four operands:
\[
\text { PMACSSDQL dest, src1, src2, src3 dest }=s r c 1 * \operatorname{src} 2+s r c 3
\]

The PMACSSDQL instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\(\left.\begin{array}{ll}\text { Mnemonic } & \begin{array}{l}\text { Opcode } \\
\text { Description } \\
\text { Multiplies the low }\end{array} \\
\text { doublewords in the second } \\
\text { and third operands, then } \\
\text { adds the 64-bit products to }\end{array}\right\}\)\begin{tabular}{l} 
the signed 64-bit integer \\
values in the fourth operand \\
and writes the signed \\
saturated quadword result in \\
the destination (xmm1 \\
register).
\end{tabular}

\section*{Action}
```

for (i=0; i<128; i=i+64)
{
temp = xmm2[(31+i):i] * xmm3/mem128[(31+i):i];
temp = xmm1[(63+i):i] + temp;
if (temp < -2^63) temp = -2^63;
if (temp > (2^63 - 1)) temp = (2^63 - 1);
xmm1[(63+i):i] = temp;
}

```


Related Instructions
PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 5 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-Switch bit (TS) of CR0 was set to 1. \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSSWD}

\section*{Packed Multiply Accumulate Signed Word to Signed Doubleword with Saturation}

Multiplies the odd-numbered packed 16-bit signed integer values in the first source operand by the corresponding packed 16 -bit signed integer values in the second source operand, then adds the 32-bit signed integer products to the corresponding packed 32-bit signed integer values in the third source operand, which is the accumulator and is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value in the destination, if the value is larger than the largest signed 32-bit integer, it is saturated to 7FFF_FFFFh, and if the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000_0000h.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSSWD instruction requires four operands:
\[
\text { PMACSSWD dest, src1, src2, src3 dest }=\operatorname{src} 1 * \operatorname{src} 2+\operatorname{src} 3
\]

The PMACSSWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\(\left.\begin{array}{ll}\text { Mnemonic } & \begin{array}{l}\text { Opcode } \\
\text { Description } \\
\text { Multiplies each odd-numbered }\end{array} \\
\text { packed 16-bit signed integer } \\
\text { values in the second and third }\end{array}\right\}\)\begin{tabular}{l} 
operands, then adds the 32-bit
\end{tabular}

\section*{Action}
```

for (i=0; i<128; i=i+32)
{
temp = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp = xmm1[(31+i):i] + temp;
if (temp < -2^31) temp = -2^31;
if (temp > 2^31-1) temp = 2^31-1;
xmm1[(31+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD
rFLAGS Affected
None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PMACSSWW}

\section*{Packed Multiply Accumulate Signed Word to Signed Word with Saturation}

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer value in the second source operand, then adds the 32-bit signed integer products to the corresponding packed 16-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. The eight results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 16-bit integer. For each packed value in the destination, if the value is larger than the largest signed 16-bit integer, it is saturated to 7 FFFh , and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000 h .

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSSWW instruction requires four operands:
PMACSSWW dest, src1, src2, src3 dest \(=s r c 1 * \operatorname{src} 2+s r c 3\)
The PMACSSWW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)


\section*{Action}
```

for (i=0; i<128; i=i+16)
{
temp = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp = xmm1[(15+i):i] + temp;
if (temp < -32768) temp = -32768;
if (temp > 32767) temp = 32767;
xmm1[(15+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline General protection, \#GP & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
A null data segment was used to reference memory. \\
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM=0.
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSWD}

\section*{Packed Multiply Accumulate Signed Word to Signed Doubleword}

Multiplies each odd-numbered packed 16-bit signed integer value in the first source operand by the corresponding packed 16 -bit signed integer value in the second source operand, then adds the 32-bit signed integer products to the corresponding packed 32-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

If the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the low-order 32 bits of the result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSWD instruction requires four operands:
\[
\text { PMACSWD dest, src1, src2, src3 dest }=s r c 1 * s r c 2+s r c 3
\]

The PMACSWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

Opcode

OF 24 96/r /drex0

\section*{Description}

Multiplies each odd-numbered packed 16-bit signed integer values in second and third operands, then adds each 32 bit product to the corresponding packed 32 -bit signed integer value in the fourth operand and writes the signed 32-bit result in the destination (xmm1 register).

\section*{Action}
```

for (i=0; i<128; i=i+32)
{
temp = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp = xmm1[(31+i):i] + temp;
xmm1[(31+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSSDD, PMACSDO, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|l|}
\hline Exception & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 5 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-System FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline \multirow{2}{*}{ Stack, \#SS } & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{\begin{tabular}{l} 
General protection, \#GP
\end{tabular}} & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PMACSWW}

\section*{Packed Multiply Accumulate Signed Word to Signed Word}

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer value in the second source operand, then adds each 32-bit signed integer product to the corresponding packed 16-bit signed integer value in the third source operand, which is the accumulator and is identical to the destination XMM register. The eight results are written to the destination (accumulator) register.

No saturation is performed on the sum. If the result of the multiply causes non-zero values to be set in the upper 16 bits of the 32 bit result, they are ignored. If the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). In both cases, only the signed low-order 16 bits of the result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMACSWW instruction requires four operands:
\[
\text { PMACSWW dest, src1, src2, src3 dest }=\operatorname{src} 1 * \operatorname{src} 2+\operatorname{src} 3
\]

The PMACSWW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\(\left.\left.\begin{array}{ll}\text { Mnemonic } & \begin{array}{l}\text { Opcode } \\
\text { DMACSWW xmm1, xmm2, xmm3/mem128, xmm1 } \\
\text { Multiplies packed 16-bit signed }\end{array} \\
\text { integer values in the second } \\
\text { and third operands, adds each }\end{array}\right\} \begin{array}{l}\text { 32-bit product to the } \\
\text { corresponding packed 16-bit }\end{array}\right\}\)\begin{tabular}{l} 
signed integer value in the \\
fourth operand and writes the \\
signed 16-bit results in the \\
destination (xmm1 register).
\end{tabular}

\section*{Action}
```

for (i=0; i<128; i=i+16)
{
temp = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp = xmm1[(15+i):i] + temp;
xmm1[(15+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD, PMADCSWD
rFLAGS Affected
None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & x & x & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CRO was set to 1. \\
\cline { 2 - 6 } & x & x & x & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & x & x & x & The task-switch bit (TS) of CR0 was set to 1. \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PMADCSSWD}

\section*{Packed Multiply, Add and Accumulate Signed Word to Signed Doubleword with Saturation}

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer value in the second source operand, then adds the 32-bit signed integer products of the even-odd adjacent words. Each resulting sum is then added to the corresponding packed 32-bit signed integer value in the third source operand, which is the accumulator, as is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value in the destination, if the value is larger than the largest signed 32-bit integer, it is saturated to 7FFF_FFFFh, and if the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000_0000h.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMADCSSWD instruction requires four operands:
\[
\text { PMADCSSWD dest, src1, src2, src3 dest }=\operatorname{src} 1 * \operatorname{src} 2+\operatorname{src} 3
\]

The PMADCSSWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\(\left.\left.\begin{array}{ll}\text { Mnemonic } & \text { Opcode } \\ & \begin{array}{l}\text { Description } \\ \text { Multiplies packed signed 16- } \\ \text { bit integer values in the }\end{array} \\ & \text { second and third operands, } \\ \text { then adds the 32-bit } \\ \text { products of the even-odd }\end{array}\right\} \begin{array}{ll}\text { adjacent words together. }\end{array}\right\}\)
```

Action
for (i=0; i<128; i=i+32)
{
temp1 = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp2 = xmm2[(31+i):16+i] * xmm3/mem128[(31+i):16+i];
temp = temp1 + temp2
temp = xmm1[(31+i):i] + temp;
if (temp < -2^31) temp = -2^31;
if (temp > 2^31-1) temp = 2^31-1;
xmm1[(31+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 5 } & & & X & A null data segment was used to reference memory. \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & x & x & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & x & x & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PMADCSWD}

\section*{Packed Multiply Add and Accumulate Signed Word to Signed Doubleword}

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer value in the second source operand, then adds the 32-bit signed integer products of the even-odd adjacent words together and adds their sum to the corresponding packed 32bit signed integer values in the third source operand, which is the accumulator and is identical to the destination XMM register. The four results are written to the destination (accumulator) register.

No saturation is performed on the sum. If the result of the adds overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the signed 32-bits of the result are written in the destination.

The destination register is an XMM register addressed by the DREX.dest field and is identical to the third source register.

The PMADCSWD instruction requires four operands:
\[
\text { PMADCSWD dest, src1, src2, src3 dest }=\operatorname{src} 1 * \operatorname{src} 2+\operatorname{src} 3
\]

The PMADCSWD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{ll} 
Mnemonic & Opcode \\
& \begin{tabular}{l} 
Description \\
Multiplies packed signed 16- \\
bit integer values in the \\
second and third operands, \\
then adds the 32-bit products \\
of the even-odd adjacent
\end{tabular} \\
words together. Finally, adds
\end{tabular}

\section*{Action}
```

for (i=0; i<128; i=i+32)
{
temp1 = xmm2[(15+i):i] * xmm3/mem128[(15+i):i];
temp2 = xmm2[(31+i):16+i] * xmm3/mem128[(31+i):16+i];
temp = temp1 + temp2
temp = xmm1[(31+i):i] + temp;
xmm1[(31+i):i] = temp;
}

```


\section*{Related Instructions}

PMACSSWW, PMACSWW, PMACSSWD, PMACSWD, PMACSSDD, PMACSDD, PMACSSDQL, PMACSSDQH, PMACSDQL, PMACSDQH, PMADCSSWD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
8086
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CRO was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PPERM}

\section*{Packed Permute Bytes}

Moves any of the 32-packed bytes in the source operands to each byte of the destination XMM register. Each byte of the result can optionally have a logical operation applied to it.

The 32-byte source operand consists of the second source operand (src2) concatenated with the first source operand (src1). The third source operand (src3) contains control bytes specifying the source byte and the logical operation for each destination byte.

The destination register is an XMM register addressed by the DREX.dest field.
The PPERM instruction requires four operands:
PPERM dest, src1, src2,src3
For each byte of the 16-byte result, the corresponding byte in src3 is used as follows:
- bits \(4: 0\) of src3 select one of the 32 bytes from src 2 :src 1
- bits 7:5 of src3 select the logical operation applied.

The PPERM instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

The control byte is defined in Table 2-3, "PPERM Control Byte", on page 194.

\author{
Mnemonic \\ PPERM xmm1, xmm1, xmm2, xmm3/mem128 \\ PPERM \(x m m 1, x m m 1, x m m 3 / m e m 128, x m m 2\) \\ PPERM \(x m m 1, x m m 2, x m m 3 / m e m 128, x m m 1\) \\ PPERM xmm1, xmm3/mem128, xmm2, xmm1
}

\section*{Opcode Description}

0F 2423 /r /drex0
0F 2423 /r /drex1
OF 2427 /r /drex0
OF 2427 /r /drex1

For each byte position of the 16byte result, uses corresponding control byte in fourth operand to perform logical operation on one of 32 bytes from the second and third source operands and writes result in destination (xmm1 register).

\section*{Table 2-3. PPERM Control Byte}


\section*{Action}
for (i=0; i<16; i=++)
dest[i]:= control[i].op (src1|src2)control[i].src_sel;


\section*{Related Instructions}

PSHUFHW, PSHUFD, PSHUFLW, PSHUFW, PERMPS, PERMPD

\section*{rFLAGS Affected}

None
MXCSR Flags Affected
None

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|l|}
\hline Exception & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
\(8000 \_0001 \mathrm{~h}\).
\end{tabular} \\
\cline { 2 - 5 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline \multirow{2}{*}{ Stack, \#SS } & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{\begin{tabular}{l} 
General protection, \#GP
\end{tabular}} & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PROTB}

\section*{Packed Rotate Bytes}

Rotates each byte of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding byte of the destination.

If the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out left of the most significant bit are rotated back in at the right end (least-significant bit) of the byte.

If the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated out right of the least significant bit are rotated back in at the left end (most-significant bit) of the byte.

The rotate amount is stored in two's-complement form. The count is modulo 8 .
The PROTB instruction has two variants:
- PROTB dest, src, variable-count-The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field. Each byte of the source operand is rotated by the amount specified in the corresponding byte of the variable-count operand, which is an XMM register or 128-bit memory operand.
- PROTB dest, src, fixed-count-Each byte of the source operand is rotated by the identical amount, as specified by the immediate byte fixed-count operand.

The PROTB instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\(\left.\begin{array}{lll}\text { Mnemonic } & \text { Opcode } & \text { Description } \\ \text { PROTB } x m m 1, x m m 2, x m m 3 / \text { mem128 } & \text { OF } 2440 / \mathrm{r} / \text { drex0 } & \begin{array}{l}\text { Rotates each byte of the source operand } \\ \text { (2nd operand) by the amount specified in the }\end{array} \\ \text { PROTB } x m m 1, x m m 3 / m e m 128, x m m 2 & 0 F 2440 / \mathrm{r} / \text { drex1 } & \begin{array}{l}\text { signed value of the corresponding count byte } \\ \text { (3rd operand) and writes the result in the }\end{array} \\ \text { corresponding byte of the destination. }\end{array}\right\}\)


\section*{Related Instructions}

PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ rFLAGS Affected

None
MXCSR Flags Affected
None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}\(|\)\begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
Invalid opcode, \#UD \\
\end{tabular} X

\section*{PROTD}

\section*{Packed Rotate Doublewords}

Rotates each of the four doublewords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding doubleword of the destination.

If the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out left of the most significant bit are rotated back in at the right end (least-significant bit) of the doubleword.

If the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated out right of the least significant bit are rotated back in at the left end (most-significant bit) of the doubleword.

The rotate amount is stored in two's-complement form. The count is modulo 32.
The PROTD instruction has two variants:
- PROTD dest, src, variable-count-The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field. Each doubleword of the source operand is rotated by the amount specified in the corresponding doubleword of the variable-count operand, which is an XMM register or 128-bit memory operand.
- PROTD dest, src, fixed-count-Each doubleword of the source operand is rotated by the identical amount, as specified by the immediate byte fixed-count operand.

The PROTW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{lll} 
Mnemonic & Opcode & \begin{tabular}{l} 
Description \\
PROTD \(x m m 1, x m m 2, ~ x m m 3 / m e m 128 ~\)
\end{tabular} OF \(2442 / \mathrm{r} / \mathrm{drex0} 0\) \\
PROTD \(x m m 1, x m m 3 / m e m 128, x m m 2\) & OF \(2442 / \mathrm{r} / \mathrm{drex} 1\) \\
Rotates each doubleword of the source \\
operand (2nd operand) by the amount \\
specified in the low-order byte of the \\
corresponding count doubleword (3rd \\
operand) and writes the result in the \\
corresponding doubleword of the \\
destination.
\end{tabular}


\section*{Related Instructions}

PROTB, PROTW, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \[
\begin{array}{|c|}
\hline \text { Virtual } \\
8086 \\
\hline
\end{array}
\] & Protected & Cause of Exception \\
\hline \multirow{3}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CRO was set to 1 . \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PROTQ}

\section*{Packed Rotate Quadwords}

Rotates each of the quadwords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding quadword of the destination.

If the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out left of the most significant bit are rotated back in at the right end (least-significant bit) of the quadword.

If the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated out right of the least significant bit are rotated back in at the left end (most-significant bit) of the quadword.

The rotate amount is stored in two's-complement form. The count is modulo 64.
The PROTQ instruction has two variants:
- PROTQ dest, src, variable-count-The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field. Each quadword of the source operand is rotated by the amount specified in the corresponding quadword of the variable-count operand, which is an XMM register or 128-bit memory operand.
- PROTQ dest, src, fixed-count-Each quadword of the source operand is rotated by the identical amount, as specified by the immediate byte fixed-count operand.

The PROTQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\section*{Mnemonic}

PROTQ \(x m m 1, x m m 2, x m m 3 / m e m 128\)
PROTQ xmm1, xmm3/mem128, xmm2

PROTQ xmm1, xmm2/mem128, imm8

\section*{Opcode}

OF 2443 /r /drex0
0F 2443 /r /drex1

0F 7B 43 /r ib

\section*{Description}

Rotates each quadword of the source operand (2nd operand) by the amount specified in the low-order byte of the corresponding quadword in the third operand and writes the result in the corresponding quadword of the destination.

Rotates each quadword of the source operand (2nd operand) by the (same) amount specified in the signed value of the count byte (immediate operand which is the 3rd operand) and writes the result in the corresponding quadword of the destination.


\section*{Related Instructions}

PROTB, PROTW, PROTD, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 5 } & X & X & X & The emulate bit (EM) of CRO was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 5 } & & & X & A null data segment was used to reference memory. \\
\cline { 2 - 6 } & X & x & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & x & x & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & x & x & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PROTW}

\section*{Packed Rotate Words}

Rotates each of the eight words of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding word of the destination.

If the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out left of the most significant bit are rotated back in at the right end (least-significant bit) of the word.

If the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated out right of the least significant bit are rotated back in at the left end (most-significant bit) of the word.

The rotate amount is stored in two's-complement form. The count is modulo 16.
The PROTW instruction has two variants:
- PROTW dest, src, variable-count-The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field. Each word of the source operand is rotated by the amount specified in the corresponding word of the variable-count operand, which is an XMM register or 128-bit memory operand.
- PROTW dest, src, fixed-count-Each word of the source operand is rotated by the identical amount, as specified by the immediate byte fixed-count operand.

The PROTW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\author{
Mnemonic \\ PROTW xmm1, xmm2, xmm3/mem128 \\ PROTW xmm1, xmm3/mem128, xmm2 \\ PROTW xmm1, xmm2/mem128, imm8
}

\section*{Opcode \\ OF 24 41/r/drex0 \\ OF 24 41/r/drex1}

\section*{Description}

Rotates each word of the source operand (2nd operand) by the amount specified in the low-order byte of the corresponding word in the third operand and writes the result in the corresponding word of the destination.

Rotates each word of the source operand (2nd operand) by the (same) amount specified in an immediate byte and writes the result in the corresponding word of the destination.


\section*{Related Instructions}

PROTB, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ
rFLAGS Affected
None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 -0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CRO was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM \(=0\).
\end{tabular} \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM=1.
\end{tabular} \\
\hline
\end{tabular}

\section*{PSHAB}

\section*{Packed Shift Arithmetic Bytes}

Shifts each byte of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding byte of the destination.

If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the byte.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit is replicated and shifted in at the left end (most-significant bit) of the byte.

The shift amount is stored in two's-complement form. The count is modulo 8.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHAB instruction requires three operands:
PSHAB dest, src, count
The PSHAB instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{lll} 
Mnemonic & Opcode & Description \\
PSHAB xmm1, xmm2, xmm3/mem128 & 0F \(2448 / \mathrm{r} / \mathrm{drex0}\) & \begin{tabular}{l} 
Shifts each byte of second operand by an \\
amount specified in the corresponding byte
\end{tabular} \\
PSHAB xmm1, xmm3/mem128, xmm2 & \(0 \mathrm{~F} 2448 / \mathrm{r} / \mathrm{drex} 1\) & \begin{tabular}{l} 
in the third operand and writes the result in \\
the corresponding byte of the destination
\end{tabular} \\
(xmm1 register).
\end{tabular}


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHAD}

\section*{Packed Shift Arithmetic Doublewords}

Shifts each of the four doublewords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding doubleword of the destination.

The count byte is located in the low-order byte of the corresponding doubleword of the count operand.
If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the doubleword.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit is replicated and shifted in at the left end (most-significant bit) of the doubleword.

The shift amount is stored in two's-complement form. The count is modulo 32.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHAD instruction requires three operands:
PSHAD dest, src, count
The PSHAD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\section*{Mnemonic}

PSHAD xmm1, xmm2, xmm3/mem128
PSHAD xmm1, xmm3/mem128, xmm2

\section*{Opcode}

0F 24 4A /r /drex0
0F 24 4A /r /drex1

\section*{Description}

Shifts each doubleword of second operand by an amount specified in the low-order byte of the corresponding doubleword of third operand and writes the result in the corresponding doubleword of the destination (xmm1 register).


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAQ
rFLAGS Affected
None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHAQ}

\section*{Packed Shift Arithmetic Quadwords}

Shifts the two quadwords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding quadword of the destination.

The count byte is located in the low-order byte of the corresponding quadword of the count operand.
If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the quadword.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit is replicated and shifted in at the left end (most-significant bit) of the quadword.

The shift amount is stored in two's-complement form. The count is modulo 64.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHAQ instruction requires:
PSHAQ dest, src, count
The PSHAQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{lll} 
Mnemonic & Opcode & Description \\
PSHAQ \(x m m 1, x m m 2, x m m 3 / m e m 128\) & \(0 \mathrm{~F} 244 \mathrm{~B} / \mathrm{r} /\) drex0 & \begin{tabular}{l} 
Shifts each quadword of second operand \\
by an amount specified in the low-order
\end{tabular} \\
PSHAQ \(x m m 1, x m m 3 / m e m 128, x m m 2\) & \(0 \mathrm{~F} 244 \mathrm{~B} / \mathrm{r} /\) drex1 \\
byte of the corresponding quadword in the \\
third operand and writes the result in the \\
corresponding quadword of the destination \\
(xmm1 register).
\end{tabular}


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHAW}

\section*{Packed Shift Arithmetic Words}

Shifts each of the eight words of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding word of the destination.

The count byte is located in the low-order byte of the corresponding word of the count operand.
If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the word.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit is replicated and shifted in at the left end (most-significant bit) of the word.

The shift amount is stored in two's-complement form. The count is modulo 16.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHAW instruction requires three operands:
PSHAW dest, src, count
The PSHAW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{lll} 
Mnemonic & Opcode & Description \\
PSHAW xmm1, xmm2, xmm3/mem128 & OF \(2449 / \mathrm{r} / \mathrm{drex0}\) & \begin{tabular}{l} 
Shifts each word of second operand by an \\
amount specified in the low-order byte of
\end{tabular} \\
PSHAW xmm1, xmm3/mem128, xmm2 & \(0 \mathrm{FF} \mathrm{2449/r/drex1}\)\begin{tabular}{l} 
the corresponding word in the third operand \\
and writes the result in the corresponding
\end{tabular} \\
& & \begin{tabular}{l} 
word of the destination (xmm1 register).
\end{tabular}
\end{tabular}


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHLB}

\section*{Packed Shift Logical Bytes}

Shifts each byte of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding byte of the destination.

If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the byte.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the byte.

The shift amount is stored in two's-complement form. The count is modulo 8.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHLB instruction requires three operands:
PSHLB dest, src, count
The PSHLB instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\section*{Mnemonic}

PSHLB xmm1, xmm2, xmm3/mem128
PSHLB xmm1, xmm3/mem128, xmm2

Opcode
0F 2444 /r /drex0
OF 2444 /r /drex1

\section*{Description}

Shifts each byte of the second operand by an amount specified in the corresponding byte in the third operand and writes the result in the corresponding byte of the destination (xmm1 register).


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLW, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHLD}

\section*{Packed Shift Logical Doublewords}

Shifts each of the four doublewords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding doubleword of the destination.

The count byte is located in the low-order byte of the corresponding doubleword of the count operand.
If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the doubleword.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the doubleword.

The shift amount is stored in two's-complement form. The count is modulo 32.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHLD instruction requires three operands:
PSHLD dest, src, count
The PSHLD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\section*{Mnemonic}

PSHLD xmm1, xmm2, xmm3/mem128
PSHLD xmm1, xmm3/mem128, xmm2

Opcode
OF 2446 /r /drex0
OF 2446 /r /drex1

\section*{Description}

Shifts each doubleword of second operand by an amount specified in the low-order byte of the corresponding doubleword in the third operand and writes the result in the corresponding doubleword of the destination (xmm1 register).


\section*{Related Instructions}

PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
\(8000 \_0001 \mathrm{~h}\).
\end{tabular} \\
\cline { 2 - 5 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 5 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & \begin{tabular}{l} 
A memory address exceeded the stack segment limit \\
or was non-canonical.
\end{tabular} \\
\hline \multirow{3}{*}{ General protection, \#GP } & X & X & X & \begin{tabular}{l} 
A memory address exceeded a data segment limit or \\
was non-canonical.
\end{tabular} \\
\cline { 2 - 6 } & & & X & A null data segment was used to reference memory. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The memory operand was not aligned on a 16-byte \\
boundary while MXCSR.MM=0.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline Page fault, \#PF & & X & X & \begin{tabular}{l} 
A page fault resulted from the execution of the \\
instruction.
\end{tabular} \\
\hline Alignment Check, \#AC & & X & X & \begin{tabular}{l} 
An unaligned memory reference was performed while \\
alignment checking was enabled while \\
MXCSR.MM \(=1\).
\end{tabular} \\
\hline
\end{tabular}

\section*{PSHLQ}

\section*{Packed Shift Logical Quadwords}

Shifts the two quadwords of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding quadword of the destination.

The count byte is located in the low-order byte of the corresponding quadword of the count operand. Bit 6 of the count byte is ignored.

If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the quadword.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the quadword.

The shift amount is stored in two's-complement form. The count is modulo 64.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHLQ instruction requires:

> PSHLQ dest, src, count

The PSHLQ instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

\author{
Mnemonic \\ PSHLQ xmm1, xmm2, xmm3/mem 128 \\ PSHLQ \(x m m 1, x m m 3 / m e m 128, x m m 2\) \\ Opcode \\ OF 24 47/r/drex0 \\ OF \(2447 / r / d r e x 1\)
}

\section*{Description}

Shifts each quadword of second operand by an amount specified in the low-order byte of the corresponding quadword in the third operand and writes the result in the corresponding quadword of the destination (xmm1 register).


\section*{Related Instructions}

\author{
PROTB, PROTW, PROTD, PROTQ, PSHLB, PSHLW, PSHLD, PSHAB, PSHAW, PSHAD, PSHAQ
}

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{|c|}{ Cause of Exception }
\end{tabular}

\section*{PSHLW}

\section*{Packed Shift Logical Words}

Shifts each of the eight words of the source operand by the amount specified in the signed value of the corresponding count byte and writes the result in the corresponding word of the destination.

The count byte is located in the low-order byte of the corresponding word of the count operand.
If the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the word.

If the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the word.

The shift amount is stored in two's-complement form. The count is modulo 16.
The first instruction operand is the destination register and is an XMM register addressed by the DREX.dest field.

The PSHLW instruction requires three operands:
PSHLW dest, src, count
The PSHLW instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic
PSHLW xmm1, xmm2, xmm3/mem128
PSHLW xmm1, xmm3/mem128, xmm2

Opcode
OF 24 45/r/drex0
0F 2445 /r/drex1

\section*{Description}

Shifts each word of the second operand by an amount specified in the low-order byte of the corresponding word in the third operand and writes the result in the corresponding word of the destination (xmm1 register).


\section*{Related Instructions}

PROTB, PROLW, PROTD, PROTQ, PSHLB, PSHLD, PSHLQ, PSHAB, PSHAW, PSHAD, PSHAQ

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \[
\begin{gathered}
\hline \text { Virtual } \\
8086
\end{gathered}
\] & Protected & Cause of Exception \\
\hline \multirow{3}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CR0 was set to 1 . \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline \multirow{3}{*}{General protection, \#GP} & X & X & X & A memory address exceeded a data segment limit or was non-canonical. \\
\hline & & & X & A null data segment was used to reference memory. \\
\hline & X & X & X & The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. \\
\hline Page fault, \#PF & & X & X & A page fault resulted from the execution of the instruction. \\
\hline Alignment Check, \#AC & & X & X & An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. \\
\hline
\end{tabular}

\section*{PTEST}

\section*{Predicate Test Register}

Performs a bitwise logical AND between the source XMM register or 128-bit memory location and destination XMM register. Sets the ZF flag to 1 if all bit positions specified in the mask operand are set to 0 in the source operand, and clears it otherwise. Sets the CF flag to 1 if all bit positions specified in the mask operand are set to 1 in the source operand. The first operand contains the source bits, the second operand contains the mask.

The PTEST instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)
\begin{tabular}{ll} 
Mnemonic & Opcode \\
PTEST \(x m m 1\), xmm1/mem128 & \(660 \mathrm{~F} 3817 / \mathrm{r}\)
\end{tabular}

\section*{Description}

Set ZF, if the result of a logical AND of all bits in \(\mathrm{xmm2}\) /m128 with the corresponding bits in xmm 1 is 0 s . Set CF, if the result of the logical AND of the source with a logical NOT of the destination is 0s.

\section*{Action}
```

IF ((MASK[127:0] AND SRC[127:0]) = 0)
ZF=1
ELSE
ZF=0
IF ((MASK[127:0] AND NOT SRC[127:0]) = 0)
CF=1
ELSE
CF=0

```

\section*{Related Instructions}

TEST

\section*{rFLAGS Affected}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline ID & VIP & VIF & AC & VM & RF & NT & IOPL & OF & DF & IF & TF & SF & ZF & AF & PF & CF \\
\hline & & & & & & & & 0 & & & & 0 & M & 0 & 0 & M \\
\hline 21 & 20 & 19 & 18 & 17 & 16 & 14 & \(13-12\) & 11 & 10 & 9 & 8 & 7 & 6 & 4 & 2 & 0 \\
\hline
\end{tabular}

Note: Bits 31-22, 15, 5, 3 and 1 are reserved. A flag set to 1 or cleared to 0 is \(M\) (modified). Unaffected flags are blank. Undefined flags are U.

\section*{MXCSR Flags Affected}

None

\section*{Exceptions}
\begin{tabular}{|l|c|c|c|l|}
\hline \multicolumn{1}{|c|}{ Exception } & Real & \begin{tabular}{c} 
Virtual \\
\(\mathbf{8 0 8 6}\)
\end{tabular} & Protected & \multicolumn{1}{c|}{ Cause of Exception } \\
\hline \multirow{4}{*}{ Invalid opcode, \#UD } & X & X & X & \begin{tabular}{l} 
The SSE5 instructions are not supported, as \\
indicated by ECX bit 11 of CPUID function \\
8000 _0001h.
\end{tabular} \\
\cline { 2 - 6 } & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\cline { 2 - 6 } & X & X & X & \begin{tabular}{l} 
The operating-system FXSAVE/FXRSTOR support \\
bit (OSFXSR) of CR4 was cleared to 0.
\end{tabular} \\
\hline \begin{tabular}{l} 
Device not available, \\
\#NM
\end{tabular} & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline
\end{tabular}

\section*{ROUNDPD}

Round Packed Double-Precision Floating-Point
Rounds each of the two double-precision floating-point values in an XMM register or a 128-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate operand and writes the floating-point results in the corresponding 64 bits in a destination XMM register.

The 8-bit immediate operand specifies three control fields for the rounding operation.

\begin{tabular}{c|c|l|} 
Bits & Mnemonic & \multicolumn{1}{|c|}{ Description } \\
\hline \(7-4\) & \multicolumn{2}{|c|}{ Reserved } \\
\hline 3 & P & Precision Mask \\
\hline 2 & RS & Rounding Select \\
\hline \(1-0\) & RC & Rounding Control
\end{tabular}

The precision mask \((\mathrm{P})\) of the 8 -bit immediate operand defines how the processor handles a precision exception. When the \(P\) bit is clear, the ROUNDPD instruction reports precision exceptions when an input is not an integer; when the P bit is set, ROUNDPD will not report precision exceptions.

The rounding select bit (RS) specifies the rounding mode control source. If the RS bit is set to 1 , the rounding mode is determined by the value of the MXCSR.RC field; if the RS bit is cleared to zero, the rounding mode is determined by the RC field of the 8 -bit immediate operand.

The rounding control (RC) field specifies a non-sticky rounding-mode value.

Table 2-4. Rounding Modes and Encoding of Rounding Control (RC) Field
\begin{tabular}{|c|c|l|}
\hline Rounding Mode & \begin{tabular}{c} 
RC Field \\
Setting
\end{tabular} & \multicolumn{1}{c|}{ Description } \\
\hline \begin{tabular}{c} 
Round to Nearest \\
(Even)
\end{tabular} & 00 b & \begin{tabular}{l} 
The rounded result is that which is closest to the infinitely precise \\
result. If two values are equally close, the integer value with the least- \\
significant bit of zero (the even value) is returned.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Down \\
(Toward \(-\infty\) )
\end{tabular} & 01 b & \begin{tabular}{l} 
The rounded result is closest to but no greater than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Up \\
(Toward \(+\infty\) )
\end{tabular} & 10 b & \begin{tabular}{l} 
The rounded result is closest to but no less than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Toward Zero \\
(Truncate)
\end{tabular} & 11 b & \begin{tabular}{l} 
The rounded result is closest to the infinitely precise result but no \\
greater in absolute value.
\end{tabular} \\
\hline
\end{tabular}

If any source operand is an SNaN , it will be converted to a QNaN . If DAZ is set to 1 , then denormals are rounded to signed zero regardless of rounding mode.

The ROUNDPD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

ROUNDPD xmm1, xmm2/mem128,imm8

Opcode

66 0F 3A 09 /r ib

\section*{Description}

Rounds two packed double-precision floating-point values in \(x m m 2\) or 128-bit memory location and writes the results in the destination (xmm1 register).


\section*{Related Instructions}

ROUNDPS, ROUNDSD, ROUNDSS

\section*{rFLAGS Affected}

None
MXCSR Flags Affected
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MM & FZ & RC & PM & UM & OM & ZM & DM & IM & DAZ & PE & UE & OE & ZE & DE & IE \\
\hline & & \multicolumn{3}{|l|}{} & & & & & & & & M & & & & \\
\hline 17 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

Note: A flag that may be set to one or cleared to zero is \(M\) (modified). Unaffected flags are blank.

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \[
\begin{array}{|c}
\hline \text { Virtual } \\
8086
\end{array}
\] & Protected & Cause of Exception \\
\hline \multirow{4}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1. \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT \(=0\). See SIMD Floating-Point Exceptions, below, for details. \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CR0 was set to 1 . \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline \multirow{3}{*}{General protection, \#GP} & X & X & X & A memory address exceeded a data segment limit or was non-canonical. \\
\hline & & & X & A null data segment was used to reference memory. \\
\hline & X & X & X & The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. \\
\hline Page fault, \#PF & & X & X & A page fault resulted from the execution of the instruction. \\
\hline Alignment Check, \#AC & & X & X & An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. \\
\hline SIMD Floating-Point Exception, \#XF & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. \\
\hline \multicolumn{5}{|r|}{SIMD Floating-Point Exceptions} \\
\hline Invalid-operation exception (IE) & X & X & X & A source operand was an SNaN value \\
\hline Precision exception (PE) & X & X & X & The source operand was not an integral value. \\
\hline
\end{tabular}

\section*{ROUNDPS}

Round Packed Single-Precision Floating-Point
Rounds each of the four single-precision floating-point values in an XMM register or a 128-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate operand and writes the floating-point results in the corresponding 32 bits in a destination XMM register.

The 8-bit immediate operand specifies three control fields for the rounding operation.

\begin{tabular}{c|c|l|} 
Bits & Mnemonic & \multicolumn{1}{|c|}{ Description } \\
\hline \(7-4\) & \multicolumn{2}{|c|}{ Reserved } \\
\hline 3 & P & Precision Mask \\
\hline 2 & RS & Rounding Select \\
\hline \(1-0\) & RC & Rounding Control
\end{tabular}

The precision mask \((\mathrm{P})\) of the 8 -bit immediate operand defines how the processor handles a precision exception. When the \(P\) bit is clear, the ROUNDPS instruction reports precision exceptions when an input is not an integer; when the P bit is set, ROUNDPS will not report precision exceptions.

The rounding select bit (RS) specifies the rounding mode control source. If the RS bit is set to 1 , the rounding mode is determined by the value of the MXCSR.RC field; if the RS bit is cleared to zero, the rounding mode is determined by then RC field of the 8 -bit immediate operand.

\section*{Table 2-5. Rounding Modes and Encoding of Rounding Control (RC) Field}
\begin{tabular}{|c|c|l|}
\hline Rounding Mode & \begin{tabular}{c} 
RC Field \\
Setting
\end{tabular} & \multicolumn{1}{c|}{ Description } \\
\hline \begin{tabular}{c} 
Round to Nearest \\
(Even)
\end{tabular} & \(00 b\) & \begin{tabular}{l} 
The rounded result is that which is closest to the infinitely precise \\
result. If two values are equally close, the integer value with the \\
least-significant bit of zero (the even value) is returned.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Down \\
(Toward \(-\infty\) )
\end{tabular} & 01 b & \begin{tabular}{l} 
The rounded result is closest to but no greater than the infinitely \\
precise result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Up \\
(Toward \(+\infty\) )
\end{tabular} & 10 b & \begin{tabular}{l} 
The rounded result is closest to but no less than the infinitely \\
precise result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Toward Zero \\
(Truncate)
\end{tabular} & 11 b & \begin{tabular}{l} 
The rounded result is closest to the infinitely precise result but no \\
greater in absolute value.
\end{tabular} \\
\hline
\end{tabular}

If any source operand is an SNaN , it will be converted to a QNaN . If DAZ is set to 1 , then denormals are rounded to signed zero regardless of rounding mode.

The ROUNDPS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

ROUNDPS xmm1, xmm2/mem128,imm8 66 0F 3A \(08 / r\) ib

\section*{Description}

Rounds four packed single-precision floating-point values in xmm2 or 128-bit memory location and writes the results in the destination ( \(x m m 1\) register).
xmm2/mem128
xmm1

\section*{Related Instructions}

ROUNDPD, ROUNDSD, ROUNDSS

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MM & FZ & RC & PM & UM & OM & ZM & DM & IM & DAZ & PE & UE & OE & ZE & DE & IE \\
\hline & & \multicolumn{4}{|l|}{} & & & & & & & & M & & & \\
\hline 17 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

Note: A flag that may be set to one or cleared to zero is \(M\) (modified). Unaffected flags are blank.

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \[
\begin{array}{|c|}
\hline \text { Virtual } \\
8086 \\
\hline
\end{array}
\] & Protected & Cause of Exception \\
\hline \multirow{4}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1 . \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT \(=0\). See SIMD Floating-Point Exceptions, below, for details. \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CR0 was set to 1 . \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline \multirow{3}{*}{General protection, \#GP} & X & X & X & A memory address exceeded a data segment limit or was non-canonical. \\
\hline & & & X & A null data segment was used to reference memory. \\
\hline & X & X & X & The memory operand was not aligned on a 16-byte boundary while MXCSR.MM=0. \\
\hline Page fault, \#PF & & X & X & A page fault resulted from the execution of the instruction. \\
\hline Alignment Check, \#AC & & X & X & An unaligned memory reference was performed while alignment checking was enabled while MXCSR.MM=1. \\
\hline SIMD Floating-Point Exception, \#XF & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. \\
\hline \multicolumn{5}{|r|}{SIMD Floating-Point Exceptions} \\
\hline Invalid-operation exception (IE) & X & X & X & A source operand was an SNaN value \\
\hline Precision exception (PE) & X & X & X & The source operand was not an integral value. \\
\hline
\end{tabular}

\section*{ROUNDSD}

\section*{Round Scalar Double-Precision Floating-Point}

Rounds the double-precision floating-point value in the low position of an XMM register or a 64-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate operand and writes the results as a double-precision floating-point value in the low 64 bits of the destination XMM register. The upper double-precision floating-point value in the destination register is not affected.

The 8-bit immediate operand specifies three control fields for the rounding operation.
\begin{tabular}{|c|c|c|c|}
\hline 7 & \multicolumn{1}{c}{4} & 3 & 2 \\
\hline
\end{tabular}\(\quad 1 \quad 0\)
\begin{tabular}{c|c|l|} 
Bits & Mnemonic & \multicolumn{1}{|c|}{ Description } \\
\hline \(7-4\) & \multicolumn{2}{|c|}{ Reserved } \\
\hline 3 & P & Precision Mask \\
\hline 2 & RS & Rounding Select \\
\hline \(1-0\) & RC & Rounding Control
\end{tabular}

The precision mask \((\mathrm{P})\) of the 8 -bit immediate operand defines how the processor handles a precision exception. When the P bit is clear, the ROUNDSD instruction reports precision exceptions when an input is not an integer; when the P bit is set, ROUNDSD will not report precision exceptions.

The rounding select bit (RS) specifies the rounding mode control source. If the RS bit is set to 1 , the rounding mode is determined by the value of the MXCSR.RC field; if the RS bit is cleared to zero, the rounding mode is determined by then RC field of the 8-bit immediate operand.

The rounding control (RC) field specifies a non-sticky rounding-mode value.

\section*{Table 2-6. Rounding Modes and Encoding of Rounding Control (RC) Field}
\begin{tabular}{|c|c|l|}
\hline Rounding Mode & \begin{tabular}{c} 
RC Field \\
Setting
\end{tabular} & \multicolumn{1}{c|}{ Description } \\
\hline \begin{tabular}{c} 
Round to Nearest \\
(Even)
\end{tabular} & \(00 b\) & \begin{tabular}{l} 
The rounded result is that which is closest to the infinitely precise \\
result. If two values are equally close, the integer value with the \\
least-significant bit of zero (the even value) is returned.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Down \\
(Toward \(-\infty\) )
\end{tabular} & 01 b & \begin{tabular}{l} 
The rounded result is closest to but no greater that the infinitely \\
precise result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Up \\
(Toward \(+\infty\) )
\end{tabular} & 10 b & \begin{tabular}{l} 
The rounded result is closest to but no less than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Toward Zero \\
(Truncate)
\end{tabular} & 11 b & \begin{tabular}{l} 
The rounded result is closest to the infinitely precise result but no \\
greater in absolute value.
\end{tabular} \\
\hline
\end{tabular}

If any source operand is an SNaN , it will be converted to a QNaN . If DAZ is set to 1 , then denormals are rounded to signed zero regardless of rounding mode.

The ROUNDSD instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

ROUNDSD xmm1, xmm2/mem64,imm8

Opcode

660 F 3A OB /r ib

\section*{Description}

Rounds the scalar double-precision floating-point value in the lowest position in xmm2 or 64-bit memory location and writes the results in the lowest position in the destination (xmm1 register).
 xmm2/mem128 xmm1

\section*{Related Instructions}

\section*{ROUNDPD, ROUNDPS, ROUNDSS}

\section*{rFLAGS Affected}

None

\section*{MXCSR Flags Affected}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MM & FZ & RC & PM & UM & OM & ZM & DM & IM & DAZ & PE & UE & OE & ZE & DE & IE \\
\hline & & \multicolumn{4}{l|}{} & & & & & & & & \(M\) & & & \\
\hline 17 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

Note: A flag that may be set to one or cleared to zero is \(M\) (modified). Unaffected flags are blank.

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \begin{tabular}{|c} 
\\
\hline \\
\hline
\end{tabular} & Protected & Cause of Exception \\
\hline \multirow{4}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1 . \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT \(=0\). See SIMD Floating-Point Exceptions, below, for details. \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline \multirow[t]{2}{*}{General protection, \#GP} & X & X & X & A memory address exceeded a data segment limit or was non-canonical. \\
\hline & & & X & A null data segment was used to reference memory. \\
\hline Page fault, \#PF & & X & X & A page fault resulted from the execution of the instruction. \\
\hline Alignment Check, \#AC & & X & X & An unaligned memory reference was performed while alignment checking was enabled. \\
\hline SIMD Floating-Point Exception, \#XF & X & X & X & \begin{tabular}{l}
There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. \\
See SIMD Floating-Point Exceptions, below, for details.
\end{tabular} \\
\hline \multicolumn{5}{|r|}{SIMD Floating-Point Exceptions} \\
\hline Invalid-operation exception (IE) & X & X & X & A source operand was an SNaN value \\
\hline Precision exception
(PE) & X & X & X & The source operand was not an integral value. \\
\hline
\end{tabular}

\section*{ROUNDSS}

Round Scalar Single-Precision Floating-Point
Rounds the single-precision floating-point value in the lowest position of an XMM register or a 32-bit memory location to the nearest integer, as determined by the rounding mode specified by the 8 -bit immediate operand and writes the results as a double-precision floating-point value in the lowest 32 bits of the destination XMM register. The upper three single-precision floating-point values in the destination register are not affected.

The 8-bit immediate operand specifies three control fields for the rounding operation.

\begin{tabular}{c|c|l|} 
Bits & Mnemonic & \multicolumn{1}{|c}{ Description } \\
\hline \(7-4\) & \multicolumn{2}{|c}{ Reserved } \\
\hline 3 & P & Precision Mask \\
\hline 2 & RS & Rounding Select \\
\hline \(1-0\) & RC & Rounding Control
\end{tabular}

The precision mask \((\mathrm{P})\) of the 8 -bit immediate operand defines how the processor handles a precision exception. When the P bit is clear, the ROUNDSS instruction reports precision exceptions when an input is not an integer; when the P bit is set, ROUNDSS will not report precision exceptions.

The rounding select bit (RS) specifies the rounding mode control source. If the RS bit is set to 1 , the rounding mode is determined by the value of the MXCSR.RC field; if the RS bit is cleared to zero, the rounding mode is determined by then RC field of the 8-bit immediate operand.

The rounding control (RC) field specifies a non-sticky rounding-mode value.

\section*{Table 2-7. Rounding Modes and Encoding of Rounding Control (RC) Field}
\begin{tabular}{|c|c|l|}
\hline Rounding Mode & \begin{tabular}{c} 
RC Field \\
Setting
\end{tabular} & \multicolumn{1}{c|}{ Description } \\
\hline \begin{tabular}{c} 
Round to Nearest \\
(Even)
\end{tabular} & \(00 b\) & \begin{tabular}{l} 
The rounded result is that which is closest to the infinitely precise \\
result. If two values are equally close, the integer value with the \\
least-significant bit of zero (the even value) is returned.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Down \\
(Toward \(-\infty\) )
\end{tabular} & 01 b & \begin{tabular}{l} 
The rounded result is closest to but no greater that the infinitely \\
precise result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Up \\
(Toward \(+\infty\) )
\end{tabular} & 10 b & \begin{tabular}{l} 
The rounded result is closest to but no less than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{c} 
Round Toward Zero \\
(Truncate)
\end{tabular} & 11 b & \begin{tabular}{l} 
The rounded result is closest to the infinitely precise result but no \\
greater in absolute value.
\end{tabular} \\
\hline
\end{tabular}

If any source operand is an SNaN , it will be converted to a QNaN . If DAZ is set to 1 , then denormals are rounded to signed zero regardless of rounding mode.

The ROUNDSS instruction is an SSE5 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See the CPUID Specification, order\# 25481.)

Mnemonic

ROUNDSS xmm1, xmm2/mem32, imm8

\section*{Opcode}

66 OF 3A 0A /r ib

\section*{Description}

Rounds the scalar single-precision floating-point value in the lowest position in xmm2 or 32-bit memory location and writes the result in the lowest position in the destination (xmm1 register).

xmm2/mem128
xmm1

\section*{Related Instructions}

ROUNDPD, ROUNDPS, ROUNDSD
rFLAGS Affected
None

\section*{MXCSR Flags Affected}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MM & FZ & RC & PM & UM & OM & ZM & DM & IM & DAZ & PE & UE & OE & ZE & DE & IE \\
\hline & & \multicolumn{4}{l|}{} & & & & & & & & M & & & \\
\hline 12 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

Note: A flag that may be set to one or cleared to zero is \(M\) (modified). Unaffected flags are blank.

\section*{Exceptions}
\begin{tabular}{|c|c|c|c|c|}
\hline Exception & Real & \[
\begin{array}{|c|}
\hline \text { Virtual } \\
8086 \\
\hline
\end{array}
\] & Protected & Cause of Exception \\
\hline \multirow{4}{*}{Invalid opcode, \#UD} & X & X & X & The SSE5 instructions are not supported, as indicated by ECX bit 11 of CPUID function 8000_0001h. \\
\hline & X & X & X & The emulate bit (EM) of CR0 was set to 1 . \\
\hline & X & X & X & The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0 . \\
\hline & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT \(=0\). See SIMD Floating-Point Exceptions, below, for details. \\
\hline Device not available, \#NM & X & X & X & The task-switch bit (TS) of CR0 was set to 1. \\
\hline Stack, \#SS & X & X & X & A memory address exceeded the stack segment limit or was non-canonical. \\
\hline \multirow[t]{2}{*}{General protection, \#GP} & X & X & X & A memory address exceeded a data segment limit or was non-canonical. \\
\hline & & & X & A null data segment was used to reference memory. \\
\hline Page fault, \#PF & & X & X & A page fault resulted from the execution of the instruction. \\
\hline Alignment Check, \#AC & & X & X & An unaligned memory reference was performed while alignment checking was enabled. \\
\hline SIMD Floating-Point Exception, \#XF & X & X & X & There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT=1. See SIMD Floating-Point Exceptions, below, for details. \\
\hline \multicolumn{5}{|r|}{SIMD Floating-Point Exceptions} \\
\hline Invalid-operation exception (IE) & X & X & X & A source operand was an SNaN value \\
\hline Precision exception
(PE) (PE) & X & X & X & The source operand was not an integral value. \\
\hline
\end{tabular}

\section*{AMDA}

AMD64 Technology```

