



Lattice Avant sysCLOCK PLL Design and User Guide

Preliminary Technical Note

FPGA-TN-02298-0.85

June 2024

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents.....	3
Acronyms in This Document	7
1. Introduction	8
2. Lattice Avant Clocks	9
2.1. Lattice Avant Clock Networks and Elements	11
2.2. Dedicated Clock Pins	12
2.3. Global Clock Network (GCLK)	13
2.3.1. Global Clock Sources	13
2.3.2. Global Clock Routing.....	14
2.4. Regional Clock Network (RCLK)	15
2.4.1. Regional Clock Sources	16
2.4.2. Regional Clock Routing	18
2.5. Edge Clock Network (ECLK)	18
2.5.1. Edge Clock Sources	18
2.5.2. Edge Clock Routing	19
2.6. PHY Clock Network (PHYCLK)	21
2.6.1. PHYCLK Sources	21
2.6.2. PHYCLK Routing	22
2.7. Edge Clock Synchronizer and Divider (ECLKSYNCA and ECLKDIVA).....	23
2.7.1. ECLKSYNCA Component Definition.....	23
2.7.2. ECLKSYNCA Usage in VHDL	24
2.7.3. ECLKSYNCA Usage in Verilog	24
2.7.4. ECLKDIVA Component Definition	24
2.7.5. ECLKDIVA Usage in VHDL.....	26
2.7.6. ECLKDIVA Usage in Verilog	27
2.7.7. ECLKDIVA Divide Ratio Options	27
2.8. DLLDEL.....	27
2.8.1. DLLDELA Component Definition	28
2.8.2. DLLDELA Usage in VHDL	29
2.8.3. DLLDELA Usage in Verilog.....	30
2.9. Dynamic Clock Select (DCS).....	31
2.9.1. DCS Timing Diagrams.....	31
2.9.2. DCSA Component Definition	35
2.9.3. DCSA Usage in VHDL.....	36
2.9.4. DCSA Usage in Verilog	37
2.10. Dynamic Clock Control (DCC)	37
2.10.1. DCCA Component Definition	38
2.10.2. DCCA Usage in VHDL.....	39
2.10.3. DCCA Usage in Verilog.....	39
2.11. Internal Oscillator (OSCE)	39
2.11.1. OSCE Component Definition.....	40
2.11.2. OSCE Usage in VHDL	40
2.11.3. OSCE Usage in Verilog	41
2.12. General Routing for Clocks	41
3. sysCLOCK PLL	42
3.1. sysCLOCK PLL Overview	42
3.1.1. PLL Input Sources.....	43
3.2. sysCLOCK PLL Component Definition	44
3.3. PLLREFCSA Component Definition	48
3.4. Functional Description	48
3.4.1. Refclk (CLKI) Divider.....	48
3.4.2. Feedback Loop (CLKFB) Divider	48

3.4.3.	Output Clock Dividers (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)	48
3.4.4.	Phase Adjustment (Static Mode)	49
3.4.5.	Phase Adjustment (Dynamic Mode)	49
3.5.	PLL Inputs and Outputs	49
3.5.1.	CLKI Input.....	49
3.5.2.	CLKFB Input.....	49
3.5.3.	RST Input	49
3.5.4.	Dynamic Clock Enables	50
3.5.5.	Dynamic Phase Shift Inputs	50
3.5.6.	PHASESEL Input	50
3.5.7.	PHASEDIR Input	51
3.5.8.	PHASESTEP Input	51
3.5.9.	PHASELOADREG Input	51
3.5.10.	PLL Clock Outputs	51
3.5.11.	LOCK Output	51
3.5.12.	Dynamic Phase Adjustment.....	52
3.5.13.	VCO Phase Shift	52
3.5.14.	Divider Phase Shift.....	53
3.5.15.	Total Phase Shift	53
3.6.	Fractional-N Synthesis Operation.....	53
3.7.	Spread Spectrum Clock Generation	54
3.8.	Low Power Features	55
3.8.1.	Dynamic Clock Enable.....	55
3.9.	Instantiating a PLL from the IP Catalog	55
4.	PLL LMMI Operation	56
4.1.	PLL Architecture	56
4.2.	LMMI Register Map	57
4.3.	Example 1: Dynamic Reconfigure Output Frequency.....	60
4.4.	Example 2: Post-Divider Phase Shift.....	60
	References	62
	Technical Support Assistance	63
	Revision History	64

Figures

Figure 2.1. Clock Regions (LAV-AT-E/G/X70 Devices)	9
Figure 2.2. Clock Regions (LAV-AT-E/G/X50 Devices)	10
Figure 2.3. Clock Regions (LAV-AT-E/G/X30 Devices)	11
Figure 2.4. High-Level View of Clock Networks and Elements (LAV-AT-E/G/X70 Devices).....	12
Figure 2.5. Global Clock Routing Architecture for LAV-AT-E/G/X70 Devices.....	14
Figure 2.6. DCSCMUX.....	15
Figure 2.7. Multi-Region Clock Formations.....	16
Figure 2.8. Generic RGMUX Implementation	18
Figure 2.9. Edge Clock Sources per Bank	20
Figure 2.10. ECLKSYNCDIV	20
Figure 2.11. Edge Clock Sources Bridged to Multiple Banks	21
Figure 2.12. PHYCLK Network	22
Figure 2.13. ECLKSYNCA Component Symbol	23
Figure 2.14. ECLKSYNCA Functional Waveform	23
Figure 2.15. ECLKDIVA Component Symbol.....	24
Figure 2.16. High-Level Implementation of DLLDEL and Code Control	28
Figure 2.17. DLLDELA Component Symbol	28
Figure 2.18. DCSCMUX.....	31
Figure 2.19. Posedge DCS Switch from SEL: 0 => 1	32
Figure 2.20. Posedge DCS Switch from SEL: 1 => 0	32
Figure 2.21. Negedge DCS Switch from SEL: 0 => 1	32
Figure 2.22. Negedge DCS Switch from SEL: 1 => 0	33
Figure 2.23. DCSCMODE = “CLK0” or “CLK1”	33
Figure 2.24. DCSCMODE = “CLK0_LOW” or “CLK0_HIGH”	34
Figure 2.25. DCSCMODE = “CLK1_LOW” or “CLK1_HIGH”	34
Figure 2.26. MODESEL = 1 DCS Clock Switch	35
Figure 2.27. DCSA Component Symbol.....	35
Figure 2.28. TMID MUX, DCC Elements and Top GCLK Feedlines.....	37
Figure 2.29. BMID MUX, DCC Elements and Bottom GCLK Feedlines	38
Figure 2.30. Glitchless DCC Functional Waveform.....	38
Figure 2.31. DCCA Component Symbol.....	38
Figure 2.32. OSCE Component Symbol	40
Figure 2.33. Gated Clock to the Primary Clock Routing	41
Figure 2.34. Gated Clock to Small Logic Domain	41
Figure 3.1. Lattice Avant PLL Block Diagram	42
Figure 3.2. PLL Component Instance	44
Figure 3.3. PLLREFCSA Component Instance	48
Figure 3.4. RST Input Timing Diagram.....	49
Figure 3.5. PLL Phase Shifting Using the PHASESTEP Signal.....	52
Figure 3.6. Divider Phase Shift Timing Diagram	53
Figure 3.7. Down Spread Profile	54
Figure 3.8. Dynamic Clock Enable for PLL Outputs	55
Figure 4.1. Example of PLL Output Frequency Reconfiguration Using PLL LMMI Operation	60
Figure 4.2. Example of Overwriting the Default Value to New Value	60
Figure 4.3. Example of Post Divider 90 Degree Phase Shift (Lagging) Implementation Using PLL LMMI Operation.....	61

Tables

Table 1.1. Number of PLLs, Edge Clocks, and Clock Synchronizers and Dividers.....	8
Table 2.1. Maximum Number of Dedicated Clock Pins for Lattice Avant Devices*	13
Table 2.2. Global Clock Sources	13
Table 2.3. High-Performance I/O (HPIO) Regional Clock Sources.....	17
Table 2.4. Wide-Range I/O (WRIO) Regional Clock Sources	17
Table 2.5. Edge Clock Sources.....	19
Table 2.6. PHYCLK Sources.....	21
Table 2.7. ECLKSYNCA Component Port Definition	23
Table 2.8. ECLKDIVA Component Port Definition	25
Table 2.9. ECLKDIVA Component Attribute Definition	25
Table 2.10. ECLKDIVA pre-divby2 and ECLKDIVA Options	27
Table 2.11. DLLDELA Component Port Definition	28
Table 2.12. DLLDELA Component Attribute Definition	29
Table 2.13. DCSA Component Port Definition	35
Table 2.14. DCSA DCSMODE Attribute.....	36
Table 2.15. DCCA Component Port Definition	38
Table 2.16. OSCE Component Port Definition	40
Table 2.17. OSCE Component Attribute Definition.....	40
Table 3.1. General Purpose PLLs (GPLLs)	43
Table 3.2. PLL Input Sources, Feedback Sources, and Output Clocks	43
Table 3.3. PLL Component Port Definition.....	45
Table 3.4. PLL Component Attribute.....	46
Table 3.5. PLLREFCSA Component Port Definition	48
Table 3.6. PLL Clock Output Enable Signal List.....	50
Table 3.7. PHASESEL Signal Settings Definition.....	50
Table 3.8. PHASEDIR Signal Settings Definition	51
Table 3.9. PLL Clock Outputs and ECLK Connectivity	51
Table 4.1. PLL Data Bus Port Definition	56
Table 4.2. LMMI Offset Address Locations for PLL Registers.....	57
Table 4.3. PLL Registersx Descriptions ^{1, 2, 3}	58

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DCC	Dynamic Clock Control
DCS	Dynamic Clock Select
DDR	Double Data Rate
DLL	Delay Locked Loop
GSR	Global Set Reset
LMMI	Lattice Memory Mapped Interface
PFU	Programmable Functional Unit
PLL	Phase Locked Loop
SED	Soft Error Detect
SSC	Spread Spectrum Clock

1. Introduction

This user guide describes the clock resources available in the Lattice Avant™ architecture. Details are provided for Global Clocks, Regional Clocks, PHY Clocks, Edge Clocks, PLLs, the Internal Oscillator, and clocking elements such as Clock Synchronizers, Clock Dividers, Clock Multiplexers, and Clock Enable/Disable Blocks available in the Lattice Avant device.

The number of PLLs, Edge Clocks, and Clock Synchronizers and Dividers for each device is listed in [Table 1.1](#).

Table 1.1. Number of PLLs, Edge Clocks, and Clock Synchronizers and Dividers

Parameter	Description	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
Number of PLLs	General purpose Phase Locked Loops. One per Wide-Range I/O and High-Performance I/O Region.	7	9	11
Number of Dedicated Clock Pins	Clock input pins that drive the different clock networks. 4 per Wide-Range I/O and High-Performance I/O Region.	24	36	44
Number of SERDES RX/TX Clocks ¹	RX / TX Clocks for high-speed serial I/O interfaces. 4 RX and 4 TX Clocks each per SERDES Quad Region.	32 ¹	40 ¹	56 ¹
Number of Global Clocks	Global Clocks that drive the Regional Clock Network.	24	24	24
Number of Regional Clocks (per Clock Region)	Regional clocks that drive all synchronous elements in the Clock Regions.	16	16	16
Number of Edge Clocks	Edge Clocks for high-speed I/O interfaces. 4 per High-Performance I/O Bank.	20	28	36
Number of Edge Clock Synchronizers and Dividers	Edge Clock Synchronizers and Dividers (ECLKSYNCA and ECLKDIVA) for high-speed I/O interfaces. 4 ECLKSYNCA and 4 ECLKDIVA per High-Performance I/O Bank.	20	28	36
Number of PHYCLKs	PHYCLKs generated from High-Performance PLLs can drive the DDRPHY and other clock networks. 1 PHYCLK per High-Performance I/O Bank.	5	7	9
Number of DDRDLLs	DDRDLL used for High-Speed I/O interfaces. 1 DDRDLL per High-Performance I/O Bank.	5	7	9


Note:

1. Available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

It is important to validate the device pinout using the Lattice Radiant™ software tool to avoid implementation issues.


2. Lattice Avant Clocks

The Lattice Avant device core architecture is constructed of a number of similar sized Clock Regions (CKR). Each CKR comprises blocks such as PFUs, EBRs, DSPs, and a Regional Clock Network. Each CKR is about 20-27k Logic Cells (LCs) depending on the device density and is associated with an I/O bank. An I/O bank may be a group of high speed SERDES I/O, a High-Performance I/O (HPIO) bank or a Wide-Range I/O (WRIO) bank. The Clock Regions are arranged in two rows and multiple columns depending on the density of the device.




Note: SERDES blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.1. Clock Regions (LAV-AT-E/G/X70 Devices)



Note: SERDES blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.2. Clock Regions (LAV-AT-E/G/X50 Devices)



Note: SERDES blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.3. Clock Regions (LAV-AT-E/G/X30 Devices)

2.1. Lattice Avant Clock Networks and Elements


The Lattice Avant Clock Network consists of four different clock structures: Global Clock Network (GCLK), Regional Clock Network (RCLK), Edge Clock Network (ECLK), and PHYCLK Network (PHYCLK). The RCLK and PHYCLK networks are new to the Lattice Avant family.

- The GCLK network provides the clock sources to drive the RCLK network of all Clock Regions in the Lattice Avant devices.
- The RCLK network provides the clock sources to drive all blocks (PFU, EBR, DSP) within a Clock Region. The RCLK network can bridge to adjacent Clock Regions to form a multi-region RCLK network.
- The ECLK network provides the clock sources for the high-speed DDR I/O interfaces. Similar to the RCLK, the ECLK network can bridge to adjacent Clock Regions to form a wider ECLK. The ECLK can also serve as clock sources to the GCLK network. The ECLKs go through ECLK dividers to provide a divided clock to the GCLK.
- The PHYCLK network provides a special high frequency clock to support special interfaces such as the DDRPHY interface in the HPIO bank.
- The Lattice Avant devices also support internally generated clocks (Fabric_CLK) from the PFU blocks.

Apart from the main clock networks, there are other clock components that form the overall clock architecture.

- Dedicated PCLKT pins that enable external clock sources into the FPGA.
- Dynamic Clock Switching (DCS) block that enables dynamic, glitchless switching between two independent clock sources.
- Dynamic Clock Control (DCC) block that enables dynamic enabling and disabling of the GCLK Feedlines.
- Delay cells, DLLDEL, that provide the necessary clock phase shift for certain applications. The DLLDEL adjusts the phase of the clock and feeds the ECLK and GCLK networks (through the ECLK).
- Clock multiplexers:
 - MIDMUX — TMID (Top Mid Mux) and BMID (Bottom Mid Mux) take inputs from various clock sources to drive the GCLK Feedlines that will feed into the DCSCMUX.

- CENTERMUX — The DCSCMUX (Dynamic Clock Selector Center Mux) takes the GCLK Feedlines, the fabric clocks from the FPGA core to generate two sets of 24 GCLKs. A set of four DCS blocks reside within the DCSCMUX. The generated GCLKs can be sourced from the clocks coming out of the DCS blocks. See Figure 2.4.
- RGMUX — Regional Mux takes the GCLKs and other Regional Clock sources (including SERDES generated clocks (if present), dedicated PCLKT pins, PLL outputs, fabric clocks from the FPGA core) to generate a set of sixteen RCLKs. The RGMUX clock sources could also be these other Regional Clock sources from adjacent Clock Regions.
- BRIDGEMUX — The Regional, Edge and PHYCLK Clock Bridge Muxes (RSBRGMUX, ECLKBRGMUX and PHYBRGMUX respectively) enable clocks in the current region to drive adjacent clock regions to form a wider clock.
- ECLKINMUX — ECLK Input Mux takes various clock sources to drive the ECLK network.
- PHYCLKBRGMUX — PHYCLKBRGMUX takes PHYCLKs from current and adjacent clock regions to drive the DDRPHY and High-Speed I/O Regions.
- Note: When CFGDONE is asserted, the output of all Clock Muxes will default to 0.
- ECLK Synchronizer (ECLKSYNCA) and ECLK Divider (ECLKCDIVA) provide synchronized clocks to support DDR bus synchronization and divided clocks for high frequency applications.



Note: SERDES blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.4. High-Level View of Clock Networks and Elements (LAV-AT-E/G/X70 Devices)

The following sections detail the different clock structures and elements in the Lattice Avant family of devices.

2.2. Dedicated Clock Pins

The Lattice Avant device has dedicated clock pins, called PCLKT pins, which enable external clock sources into the FPGA. These clock pins route directly to the Global Clock Network (GCLK), the Edge Clock Network (ECLK) and the Regional Clock Network (RCLK). A dedicated PCLKT pin must always be used to route an external clock source to the FPGA.

Table 2.1. Maximum Number of Dedicated Clock Pins for Lattice Avant Devices*

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
PCLKT0 [0:3]	4	4	4
PCLKT3 [0:3]	4	4	4
PCLKT4 [0:3]	N/A	4	4
PCLKT5 [0:3]	N/A	4	4
PCLKT6 [0:3]	N/A	N/A	4
PCLKT7 [0:3]	N/A	N/A	4
PCLKT8 [0:3]	4	4	4
PCLKT9 [0:3]	4	4	4
PCLKT10 [0:3]	4	4	4
PCLKT11 [0:3]	4	4	4
PCLKT12 [0:3]	4	4	4
Total PCLKT Pins	28	36	44

Note: *Package dependent

2.3. Global Clock Network (GCLK)

The Global Clock Network (GCLK) provides the main clock sources in the Lattice Avant devices. The GCLK network drives the Regional Clock Networks (RCLK) of all Clock Regions (CKRs) in the device. The GCLK structure has two clock domains for all device densities, left half and right half. Each domain takes all available Global Clock sources and generates 24 independent GCLKs. These 24 GCLKs, combined with other Regional Clock sources provide 16 RCLKs to drive each row within a Clock Region.

2.3.1. Global Clock Sources

The GCLKs are sourced from multiple inputs, referred to as Global Clock sources. The Global Clock sources that can drive the GCLKs are:

- Dedicated Clock Pins (PCLKT pins)
- PLL (WRIO) outputs (CLKOP, CLKOS, CLKOS2, CLKOS3)
- PLL (HPIO) outputs (CLKOP, CLKOS, CLKOS2, CLKOS3)
- SERDES RX/TX Clocks (available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices)
- JTAG Clock
- OSC Clock
- Edge Clocks (through ECLKDIVA)
- Internally generated clocks Fabric_CLK

Table 2.2. Global Clock Sources

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70	To
Clock Input Pins				
PCLKT0 [0:1]	Yes	Yes	Yes	TMID
PCLKT12 [0:1]	Yes	Yes	Yes	TMID
PCLKT3 [0:1]	Yes	Yes	Yes	BMID
PCLKT4 [0:1]	No	Yes	Yes	BMID
PCLKT5 [0:1]	No	Yes	Yes	BMID
PCLKT6 [0:1]	No	No	Yes	BMID
PCLKT7 [0:1]	No	No	Yes	BMID
PCLKT8 [0:1]	Yes	Yes	Yes	BMID
PCLKT9 [0:1]	Yes	Yes	Yes	BMID
PCLKT10 [0:1]	Yes	Yes	Yes	BMID
PCLKT11 [0:1]	Yes	Yes	Yes	BMID

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70	To
PLL Outputs				
PLL0 (WRIO)	clkop, clkos, clkos2, clkos3	clkop, clkos, clkos2, clkos3	clkop, clkos, clkos2, clkos3	TMID
PLL12 (WRIO)	clkop, clkos, clkos2, clkos3	clkop, clkos, clkos2, clkos3	clkop, clkos, clkos2, clkos3	TMID
PLL (HPIO) [1:n]	n=5 clkop, clkos, clkos2, clkos3	n=7 clkop, clkos, clkos2, clkos3	n=9 clkop, clkos, clkos2, clkos3	BMID
Others				
SERDES [0:n] ¹	n=3 rxclk0, rxclk1, rxclk2, rxclk3, txclk	n=4 rxclk0, rxclk1, rxclk2, rxclk3, txclk0, txclk1	n=6 rxclk0, rxclk1, rxclk2, rxclk3, txclk0, txclk1	TMID
JTAGCLK	Yes	Yes	Yes	TMID
OSC	Yes	Yes	Yes	TMID
ECLKDIVA ECLKDIVA[0:1]	Yes	Yes	Yes	BMID
Internally Generated Clocks (Fabric_CLK)				
Fabric clock for GCLK Fabric_CLK [0:3]	Yes	Yes	Yes	TMID
Fabric_CLK [0:3]	Yes	Yes	Yes	BMID
Fabric_CLK [0:7]	Yes	Yes	Yes	DCSCMUX


Note:

- Available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

2.3.2. Global Clock Routing

The Global Clock Network is made up of low skew clock routing resources with connectivity to every synchronous element of the device. Global Clock sources are selected at the MIDMUX (TMID and BMID), then selected at the CENTERMUX (DCSCMUX) to clock the synchronous elements in the Clock Regions. For the Lattice Avant family, the Global Clock routing network is divided into left and right regions.

Figure 2.5 shows the clock sources that feed into the GCLK network through the MIDMUX (TMID and BMID) and CENTERMUX (DCSCMUX). Note that not all available clock sources feed into the GCLK network.



Note: SerDes blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.5. Global Clock Routing Architecture for LAV-AT-E/G/X70 Devices




Figure 2.6. DCSCMUX


These 24 GCLKs are combined with the Regional Clock sources to provide 16 RCLKs to drive each row within a Clock Region.

2.4. Regional Clock Network (RCLK)

The Regional Clock Network (RCLK) is the main clock network within a Clock Region. It is driven by the Global Clock Network and provides clock sources to all blocks (PFU, EBR, DSP) within a Clock Region. The RCLK network also provide clock sources for other blocks such as the I/O banks, PLLs, SERDES (when present), and fabric clocks from the FPGA.

The RCLK network can bridge to adjacent Clock Regions to form Multi-Region Clock Networks. Specifically, it can bridge to one other Clock Region either to the left, right, top or bottom of the current Clock Region. The multi-region clock can be formed in the following topology: 1x1, 1x2, 2x1, 2x2 or 3x2 (column x row).

Depending on the location of the Clock Region, some of the Regional Clock sources within the Clock Region will generate five sets of RSBRG_* [0:3] bridging clocks. One set drives to the left, one drives to right, one drives to top or bottom, and two drive diagonal i.e. lower left or right and upper left or right. These RSBRG_* [0:3] clocks support the multi-Clock Regions clock function.



Note: SERDES blocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Figure 2.7. Multi-Region Clock Formations

2.4.1. Regional Clock Sources

The Regional Clock nets are sourced from multiple inputs, referred to as Regional Clock sources. The Regional Clock sources that can drive the Regional Clock nets are:

- Dedicated Clock Pins (PCLKT pins)
- GCLKs
- SERDES Clocks (available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices)
- PLL (WRIO) outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)
- PLL (HPIO) outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)
- Regional Bridge clocks (RSBRG_* [0:3])
- Internally generated clocks (Fabric_CLK)

The Regional Clock sources depend on which I/O bank the Clock Region is associated with, namely a Wide-Range I/O (WRIO) bank or a High-Performance I/O (HPIO) bank.

Table 2.3. High-Performance I/O (HPIO) Regional Clock Sources

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
GCLKs			
GCLKs [0:23]	Yes	Yes	Yes
SERDES Clocks¹			
SERDES [0:n]	n=3 rxclk0, rxclk1, rxclk2, rxclk3, txclk	n=4 rxclk0, rxclk1, rxclk2, rxclk3, txclk	n=6 rxclk0, rxclk1, rxclk2, rxclk3, txclk
Clock Input Pins			
PCLKT3 [0:3]	Yes	Yes	Yes
PCLKT4 [0:3]	No	Yes	Yes
PCLKT5 [0:3]	No	Yes	Yes
PCLKT6 [0:3]	No	No	Yes
PCLKT7 [0:3]	No	No	Yes
PCLKT8 [0:3]	Yes	Yes	Yes
PCLKT9 [0:3]	Yes	Yes	Yes
PCLKT10 [0:3]	Yes	Yes	Yes
PCLKT11 [0:3]	Yes	Yes	Yes
PLL Outputs			
PLL (HPIO)[1:n]	n=5 clkop, clkos, clkos2, clkos3, clkos4, clkos5	n=7 clkop, clkos, clkos2, clkos3, clkos4, clkos5	n=9 clkop, clkos, clkos2, clkos3, clkos4, clkos5
Internally Generated Clocks (Fabric_CLK)			
Fabric clock for Clock Region Fabric_CLK [0:11]	No	No	Yes
Regional Bridge Clocks (from adjacent Clock Regions)			
RSBRG_* [0:3] ²	Yes	Yes	Yes

Note:

1. Available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.
2. Bridge clocks come from left, right, top, upper left, and upper right.

Table 2.4. Wide-Range I/O (WRIO) Regional Clock Sources

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
Clock Input Pins			
PCLKT0 [0:3]	Yes	Yes	Yes
PCLKT12 [0:3]	Yes	Yes	Yes
PLL Outputs			
PLL0 (WRIO)	clkop, clkos, clkos2, clkos3, clkos4, clkos5	clkop, clkos, clkos2, clkos3, clkos4, clkos5	clkop, clkos, clkos2, clkos3, clkos4, clkos5
PLL12 (WIO)	clkop, clkos, clkos2, clkos3, clkos4, clkos5	clkop, clkos, clkos2, clkos3, clkos4, clkos5	clkop, clkos, clkos2, clkos3, clkos4, clkos5
Internally Generated Clocks Fabric_CLK			
Fabric clock for Clock Region Fabric_CLK [0:11]	No	No	Yes
Regional Bridge Clocks (from adjacent Clock Regions)			
RSBRG_* [0:3] ¹	Yes	Yes	Yes

Note:

1. Bridge clocks come from left, right, bottom, lower left, and lower right.

2.4.2. Regional Clock Routing

The Regional Clock network is comprised of Regional Muxes (RGMUX) and RCLKs. The RCLK network takes the GCLK clocks and clock sources for each Clock Region to generate 16 RCLKs. The 16 RCLKs will drive the PFU/fabric in the clock region.

The RGMUX is a two stage MUX, with the region clock sources divided into two groups. The first group is the GCLKs, and the second group is RSCLK. RSCLK is sourced from a combination of different clock sources in the Clock Region. Each group will generate 16 outputs. There is a DCC block on each RSCLK. Note: The clock sources from I/O, TX, RX or PLL are gated off by default to save dynamic power when they are not used.




Figure 2.8. Generic RGMUX Implementation

2.5. Edge Clock Network (ECLK)

Edge Clocks are low skew, high speed clock resources used to clock data into and out of the high-speed DDR I/O interface of Lattice Avant devices. The Edge Clock Network (ECLK) is associated with the high-performance I/O (HPIO) banks located at the bottom side of the device. These clocks, which have low injection time and skew, are suitable to drive the high-speed I/O interfaces with high fan-out capability.

Each HPIO bank has four Edge Clocks supporting Clock Region (CKR) associated with it. The ECLK network is also able to bridge to adjacent left or right Clock Regions to form a wider ECLK network.

2.5.1. Edge Clock Sources

The Edge Clock nets are sourced from multiple inputs, referred to as Edge Clock sources. The Edge Clock sources that can drive the Edge Clock nets are:

- Dedicated Clock Pins (PCLKT pins)
- DLLDEL outputs
- PLL (HPIO) outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)
- ECLK Bridge clocks (EBRG_* [0:3])
- Internally generated clocks (Fabric_CLK)

Table 2.5. Edge Clock Sources

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
Clock Input Pins			
PCLKT3 [0:3]	Yes	Yes	Yes
PCLKT4 [0:3]	No	Yes	Yes
PCLKT5 [0:3]	No	Yes	Yes
PCLKT6 [0:3]	No	No	Yes
PCLKT7 [0:3]	No	No	Yes
PCLKT8 [0:3]	Yes	Yes	Yes
PCLKT9 [0:3]	Yes	Yes	Yes
PCLKT10 [0:3]	Yes	Yes	Yes
PCLKT11 [0:3]	Yes	Yes	Yes
PLL Outputs			
PLL (HPIO) [1:n]	n=5 clkop, clkos, clkos2, clkos3, clkos4, clkos5	n=7 clkop, clkos, clkos2, clkos3, clkos4, clkos5	n=9 clkop, clkos, clkos2, clkos3, clkos4, clkos5
Internally Generated Clocks (Fabric_CLK)			
Fabric_CLK [0:3]	No	No	Yes
Regional Bridge Clocks (from adjacent Clock Regions)			
EBRG_* [0:3] ¹	Yes	Yes	Yes

Note:

1. Bridge clocks come from left and right.

2.5.2. Edge Clock Routing

The Edge Clock Network (ECLK) contains the following blocks: the ECLKINMUX, ECLKSYNCA, ECLKDIVA, ECLKBRGMUX, and DLLDEL. The ECLKINMUX collects all clock sources available as shown in [Figure 2.9](#). Each ECLK Input MUX generates a total of four ECLK Clock sources, driving the High-Speed I/O Interface of each I/O bank. The ECLKs can also be divided down before it drives the BMID Mux (PCLK2BMID) or the RGMUX (PCLK2RCLK). In the first path through the BMID Mux, the ECLKs (ECLKDIVA) drive the GCLK network to RCLK network to Fabric clock to the High-Speed I/O Interface. In the second path through the RGMUX, the ECLKs (ECLKDIVA) drive the Fabric clock to the High-Speed I/O Interface.

Note: Only two of the four ECLKs (ECLKDIVA) can drive to the BMID Mux.




Figure 2.9. Edge Clock Sources per Bank




Figure 2.10. ECLKSYNCDIV

The four ECLK structures of each HPIO sector can bridge to two adjacent HPIO sectors, left and right, together to form a wider high-performance interface. To enable bridging, the DDRDLL, DLLDEL, PLL (HPIO), and the dedicated clock pins (PCLKT) should come from the same HPIO sector. To bridge across three HPIO sectors, the middle HPIO sector clock sources and PLL should be used.




Figure 2.11. Edge Clock Sources Bridged to Multiple Banks

2.6. PHY Clock Network (PHYCLK)

The PHYCLK network is a special high frequency clock network that is used to support high frequency clocks for interface protocols such as DDRPHY interface for fmax up to 2.4 GHz. The PHYCLK network also generates a divided down clock that drives the Clock Region for single Clock Region interface or drives the adjacent Clock Region (left and right) through the BMID to support a wider Multi-Clock Region interface.

2.6.1. PHYCLK Sources

The PHYCLK is driven only by a special output of the PLL (HPIO) and there is one PHYCLK per I/O bank.

Table 2.6. PHYCLK Sources

Device Densities	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
PHYCLK			
PLL (HPIO) [1:n]	n=5 phyclk	n=7 phyclk	n=9 phyclk
PHYCLK Bridge Clocks (from adjacent Clock Regions)			
PHYCLKBRG_*1	Yes	Yes	Yes

Note:

1. Bridge clocks come from left and right.

2.6.2. PHYCLK Routing

The PHYCLK drives the High-Speed I/O interfaces and the DDRPHY hard IP at the same time. The DDRPHY hard IP spans three HPIO sectors and the full rate PHYCLK drives the DDRPHY full-rate clock port located at the center HPIO sector.

The PHYCLK also drives ECLKDIVA module to provide quad-rate clock, divided by 4, frequency clock. The divided down clock drives the Regional Clock Network (PHYCLK2RCLK), the slow clock domain of the DDRPHY (PHYCLKBY4), and the BMID (PHYCLK2BMID).

Unlike the ECLKs, there is no option for the PHYCLK to be the feedback clock to the HPPLLs.




Figure 2.12. PHYCLK Network

The PHYCLKs can bridge from one HPIO Sector to the adjacent left and right HPIO Sector in the same manner as the ECLKs. However, since each DDRPHY hard IP spans three HPIO sectors, only the PHYCLK and PHYCLKBY4 of the middle HPIO drives the DDRPHY hard IP. The PHYCLK2BMID, PHYCLK2RCLK, and PHYCLKBRGMUX CLKs are disabled when they are not used to save power.

2.7. Edge Clock Synchronizer and Divider (ECLKSYNCA and ECLKDIVA)

Edge Clock Synchronizer and Divider provide clock synchronization and clock divider functions in Lattice Avant devices.

The Edge Clock Synchronizer allows each Edge Clock to be disabled or enabled glitchlessly from core logic if desired. This allows the Edge Clock to be synchronized to an event or external signal if desired. It also allows the design to dynamically disable a clock and its associated logic in the design when it is not needed and thus, save power. The clock synchronizer is commonly used in high-speed DDR applications such as DDR2, DDR3, and 7:1 LVDS for display.

The Edge Clock Divider provides divided down clocks used for the I/O Mux and DeMux gearing logic and they drive the Global Clock network. The inputs to the Clock Dividers are the Edge Clocks, PLL outputs and Dedicated Clock Input pins. The outputs of the Clock Divider drive region clock network as well as Global Clock network (through BMID) and are mainly used for DDR I/O domain crossing. The outputs can be bypassed or divided by 2, 3.5, 4, or 5 with respect to the inputs. In Lattice Avant, there is also a pre-divide by 2 features for the clock source to support half rate of input clock frequency before it drives the ECLKDIVA divider module.

There are five ECLKSYNCA and ECLKDIVA modules available in each HPIO bank at the bottom of the device (four for Edge clocks, one for PHYCLK). The ECLKSYNCA and ECLKDIVA components can be instantiated in the source code of a design as defined in this section.

2.7.1. ECLKSYNCA Component Definition

The ECLKSYNCA component can be instantiated in the source code of a design as defined in this section. Figure 2.13, Figure 2.14, and Table 2.7 define the ECLKSYNCA component. Verilog and VHDL instantiations are included.

Control signal SYNC is synchronized with ECLKIN when asserted. When control signal SYNC is asserted, the clock output is forced to low after the fourth falling edge of the input ECLKIN. When the SYNC signal is released, the clock output starts to toggle at the fourth rising edge of the input ECLKIN clock.




Figure 2.13. ECLKSYNCA Component Symbol

Table 2.7. ECLKSYNCA Component Port Definition

Port Name	I/O	Description
ECLKIN	I	Edge clock input port (clock signal after DLLDEL)
SYNC	I	Signal is used to enable or disable the synchronizer
RST	I	Reset input — Active High, asynchronously forces all outputs low. RST = 0 Clock outputs are active RST = 1 Clock outputs are OFF
ECLKOUT	O	Non-divided clock output port




Figure 2.14. ECLKSYNCA Functional Waveform

2.7.2. ECLKSYNCA Usage in VHDL

Component Instantiation

```
Library lattice;  
use lattice.components.all;
```

Component and Attribute Declaration

```
component ECLKSYNCA  
port (RST : in STD_LOGIC;  
      ECLKIN: in STD_LOGIC;  
      SYNC : in STD_LOGIC;  
      ECLKOUT : out STD_LOGIC);  
end component;
```

ECLKSYNCA Instantiation

```
I1: ECLKSYNCA  
port map (RST => RST,  
          ECLKIN => ECLKIN,  
          SYNC => SYNC,  
          ECLKOUT => ECLKOUT);
```

2.7.3. ECLKSYNCA Usage in Verilog

Component and Attribute Declaration

```
module ECLKSYNCA (RST, ECLKIN, SYNC, ECLKOUT);
```

```
input RST, ECLKIN, SYNC;  
output ECLKOUT;  
endmodule
```

ECLKSYNCA Instantiation

```
ECLKSYNCA I1 (  
  .RST (RST),  
  .ECLKIN (ECLKIN),  
  .SYNC (SYNC),  
  .ECLKOUT (ECLKOUT));
```

2.7.4. ECLKDIVA Component Definition

The ECLKDIVA component can be instantiated in the source code of a design as defined in this section. [Figure 2.15](#), [Table 2.8](#), and [Table 2.9](#) define the ECLKDIVA component. Verilog and VHDL instantiations are included.




Figure 2.15. ECLKDIVA Component Symbol

Table 2.8. ECLKDIVA Component Port Definition

Port Name	I/O	Description
ECLKIN	I	Edge clock input port
ALIGNWD	I	Signal is used for word alignment. When enabled it slips the output one cycle relative to the input clock
RST	I	Reset input — Active High, asynchronously forces all outputs low. RST = 0 Clock outputs are active RST = 1 Clock outputs are OFF
ECLKDIVOUT	O	Divided clock output port

Table 2.9. ECLKDIVA Component Attribute Definition

Name	Value	Default	Description
CLK_DIV	"2" "3P5" "4" "5"	"2"	ECLK DIVIDE Ratio selection ("3P5" = 3.5)
ALIGN	ENABLED DISABLED	ENABLED	Enable ECLK Synchronization
RATE	HALF FULL	HALF	Select DDR Rate
PHYBY4_SEL	ENABLED DISABLED	ENABLED	Enable PHYCLK Divide by 4
GSR	ENABLED DISABLED	ENABLED	Enable Global Set Reset

The ALIGNWD input is intended for use with high-speed data interfaces such as DDR or 7:1 LVDS Video.

2.7.5. ECLKDIVA Usage in VHDL

Component Instantiation

```
Library lattice;  
use lattice.components.all;
```

Component and Attribute Declaration

```
component ECLKDIVA  
generic (CLK_DIV : string;  
        ALIGN : string;  
        RATE : string;  
        PHYBY4_SEL : string;  
        GSR : string);  
port (RST : in STD_LOGIC;  
      ECLKIN: in STD_LOGIC;  
      ALIGNWD: in STD_LOGIC;  
      ECLKDIVOUT : out STD_LOGIC);  
end component;
```

ECLKDIVA Instantiation

```
attribute CLK_DIV : string;  
attribute CLK_DIV of I1 : label is "2";  
attribute ALIGN : string;  
attribute ALIGN of I1 : label is "ENABLED";  
attribute RATE : string;  
attribute RATE of I1 : label is "HALF";  
attribute PHYBY4_SEL : string;  
attribute PHYBY4_SEL of I1 : label is "ENABLED";  
attribute GSR : string;  
attribute GSR of I1 : label is "DISABLED";
```

I1: ECLKDIVA

```
generic map (CLK_DIV => "2",  
            ALIGN => "ENABLED",  
            RATE => "HALF",  
            PHYBY4_SEL => "ENABLED",  
            GSR => "DISABLED");  
port map (RST => RST,  
         ECLKIN => ECLKIN,  
         ALIGNWD => ALIGNWD,  
         ECLKDIVOUT => ECLKDIVOUT);
```

2.7.6. ECLKDIVA Usage in Verilog

Component and Attribute Declaration

```
module ECLKDIVA (SYNC, CLK_DIV, GSR);

parameter CLK_DIV = "2";
parameter ALIGN = "ENABLED"
parameter RATE = "HALF"
parameter PHYBY4_SEL = "ENABLED"
parameter GSR = "DISABLED";

input RST, ECLKIN, ALIGNWD;
output ECLKDIVOUT;
endmodule
```

ECLKDIVA Instantiation

```
defparam I1.CLK_DIV = "2";
defparam I1.ALIGN = "ENABLED";
defparam I1.RATE = "HALF";
defparam I1.PHYBY4_SEL = "ENABLED";
defparam I1.GSR = "DISABLED";
ECLKDIVA I1 (
    .RST (RST),
    .ECLKIN (ECLKIN),
    .ALIGNWD (ALIGNWD),
    .ECLKDIVOUT (ECLKDIVOUT));
```

2.7.7. ECLKDIVA Divide Ratio Options

Table 2.10. ECLKDIVA pre-divby2 and ECLKDIVA Options

Interface	Type	Rate	Gearing	Fabric	Full/Half	CLK	Freq	Divider	ECLKDIVA
LVDS/DPHY	Tx	800	4	200	Half	ECLK	400	2	200
	Rx	800	4	200	Half	ECLK	400	2	200
LVDS/DPHY	Tx	1200	4	300	Half	PHYCLK/ECLK	600	2	300
	Rx	1200	4	300	Half	ECLK	600	2	300
LVDS	Tx	1600	8	200	Half	PHYCLK/ECLK	800	4	200
	Rx	1600	8	200	Half	ECLK	800	4	200
DPHY	Tx	1800	8	225	Half	PHYCLK/ECLK	900	4	225
	Rx	1800	8	225	Half	ECLK	900	4	225
LVDS71	Tx	1050	7	150	Half	PHYCLK/ECLK	525	3.5	150
	Rx	1050	7	150	Half	ECLK	525	3.5	150
SGMII	Tx	1250	10	125	Half	PHYCLK/ECLK	625	5	125
	Rx	1250	10	125	Half	ECLK	625	5	125

2.8. DLLDEL

DLLDEL is a passive delay component to provide necessary clock phase shift for the dedicated clock pins before driving the GCLK and ECLK network. The adjusted phase can be dynamic or static controlled. In dynamic control mode, the delay code comes from the associated DDRDLL available on the device. In static control mode, the delay control is set by software. The delay element inside the DLLDEL can be bypassed if it is not used.

There are four DLLDEL elements in each HPIO bank. Each associate with one ECLK. There is only one DLLDEL code common to all DLLDEL modules, provided by one DDRDLL within each HPIO section.




Figure 2.16. High-Level Implementation of DLLDEL and Code Control

2.8.1. DLLDELA Component Definition

The DLLDELA component can be instantiated in the source code of a design as defined in this section.




Figure 2.17. DLLDELA Component Symbol

Table 2.11. DLLDELA Component Port Definition

Port Name	I/O	Description
A	I	Data input from pin
LOAD	I	LOAD is set to 1 to set the delay to: <ul style="list-style-type: none"> CODE + DEL_VALUE if DEL_ADJ is "PLUS" CODE - DEL_VALUE if DEL_ADJ is "MINUS"
MOVE	I	Pulses MOVE for the following settings: <ul style="list-style-type: none"> Increment delay setting by 1 if DIRECTION is 0 Decrement delay setting by 1 if DIRECTION is 1 MOVE needs to meet a 6 ns minimum pulse width requirement
DIRECTION	I	Controls whether MOVE increases or decreases the delay setting: <ul style="list-style-type: none"> 0 to increase 1 to decrease
CODE	I	Delay code from DDRDLL
Z	O	Delayed data to input register block
CFLAG	O	Flag indicating the delay counter has reached max (when moving up) or min (when moving down) value

Table 2.12. DLLDELA Component Attribute Definition

Name	Value	Default	Description
DEL_VALUE	0	0	Offset for target delay adjustment (0-511)
DEL_ADJ	PLUS MINUS	PLUS	Determines the adjusted delay setting when using the LOAD port. See the description for LOAD.
GSR	ENABLE DISABLED	ENABLED	Enable or disable GSR feature

2.8.2. DLLDELA Usage in VHDL

Component Instantiation

```
Library lattice;
use lattice.components.all;
```

Component and Attribute Declaration

```
component DLLDELA
generic (DEL_ADJ : string;
DEL_VALUE : string;
GSR : string);
port (
A : in std_logic;
LOAD : in std_logic;
MOVE : in std_logic;
DIRECTION : in std_logic;
CODE : in std_logic;
Z : out std_logic;
CFLAG : out std_logic
);
end component;
```

DLLDELA Instantiation

```
DLLDELA_0 : DLLDELA
generic map (
DEL_ADJ => "PLUS",
DEL_VALUE => "0",
GSR => "ENABLED"
)
port map (
A => A ,
LOAD => LOAD,
MOVE => MOVE,
DIRECTION => DIRECTION,
CODE => CODE,
Z => Z,
CFLAG => CFLAG
```

2.8.3. DLLDELA Usage in Verilog

Component and Attribute Declaration

```
module DLLDELA(A, LOAD, MOVE, DIRECTION, CODE, Z, CFLAG);  
input A;  
input LOAD;  
input MOVE;  
input DIRECTION;  
input [8:0] CODE;  
output Z;  
output CFLAG;
```

DLLDELA Instantiation

```
DLLDELA  
#(  
  .DEL_ADJ    ("PLUS"),  
  .DEL_VALUE  ("0"),  
  .GSR        ("ENABLED")  
)DLLDEL_0 (  
  .A          (A),  
  .LOAD       (LOAD),  
  .MOVE       (MOVE),  
  .DIRECTION  (DIRECTION),  
  .CODE       (CODE),  
  .Z          (Z),  
  .CFLAG      (CFLAG)  
);  
  
endmodule
```

2.9. Dynamic Clock Select (DCS)

The Dynamic Clock Select feature provides a dynamic, run-time selectable glitchless selection between two independent clock sources. If the DCS feature is not used, clock switching could be glitchy.

There are four dynamic clock select blocks in the LAV-AT-E/G/X70 device. Figure 2.18 shows the DCSCMUX. The DCSCMUX consists of DCSMUX, DCS, and CMUX to generate two set of GCLKs. One set drives the left clock regions and one drives right clock regions.




Figure 2.18. DCSCMUX

The DCS block allows dynamic and glitchless selection between two PCLK clock sources. The DCS block shares the same clock resource as any PCLK CMUX, enabling the DCS function to be used on any two primary clock sources. The inputs to the DCS block come from the GCLK Feedlines (such as outputs of TMID and BMID Muxes) and 8 Fabric clocks. The output of the DCS feeds the CMUXes and are selected to drive the GCLKs.

Reset signals disable the DCS function during power up to avoid any toggling of the GCLK network.

The *DCSMODE* attribute sets the behavior of the DCS output. The DCS attributes are described in Table 2.14.

2.9.1. DCS Timing Diagrams

The DCS block allows dynamic and glitchless selection between two PCLK clock sources. The DCS block shares the same clock resource as any PCLK CMUX. Therefore, the DCS function can be performed on any two primary clock sources. Figure 2.19, Figure 2.20, Figure 2.21, and Figure 2.22 show the DCS in glitchless operation in conjunction with the *DCSMODE* attribute. Figure 2.26 shows the non-glitchless bypass operation scenario.

2.9.1.1. Functionality – *DCSMODE* = “POS”

The selection switches from current clock to target clock. For posedge configuration, the latch state is low i.e. output clock is held at low state during transition. Below is the sequence of events once SEL toggles:

1. Current clock must see posedge then negedge, then is deactivated.
2. Target clock must see posedge then negedge, then output is successfully switched over.




Figure 2.19. Posedge DCS Switch from SEL: 0 => 1




Figure 2.20. Posedge DCS Switch from SEL: 1 => 0

2.9.1.2. Functionality – DCSMODE = “NEG”

The selection switches from current clock to target clock. For negedge configuration, the latch state is high. Below is the sequence of events once SEL toggles:

1. Current clock must see negedge then posedge, then is deactivated.
2. Target clock must see negedge then posedge, then output is successfully switched over.




Figure 2.21. Negedge DCS Switch from SEL: 0 => 1




Figure 2.22. Nedge DCS Switch from SEL: 1 => 0

2.9.1.3. Functionality – DCSMODE = “CLK0” or “CLK1”




Figure 2.23. DCSMODE = “CLK0” or “CLK1”

2.9.1.4. Functionality – DCSMODE = “CLK0_LOW” or “CLK0_HIGH”




Figure 2.24. DCSMODE = “CLK0_LOW” or “CLK0_HIGH”

2.9.1.5. Functionality – DCSMODE = “CLK1_LOW” or “CLK1_HIGH”




Figure 2.25. DCSMODE = “CLK1_LOW” or “CLK1_HIGH”

2.9.1.6. Functionality – MODESEL = 1, DCS in Bypass Mode

When MODESEL is high, the switch is in bypass mode. The output clock transitions immediately from the current clock to the target clock and may have glitches.




Figure 2.26. MODESEL = 1 DCS Clock Switch

2.9.2. DCSA Component Definition

The DCSA component can be instantiated in the source code of a design as defined in this section.



Figure 2.27. DCSA Component Symbol

Table 2.13. DCSA Component Port Definition

Port Name	I/O	Description
CLK0	I	Clock Input port 0 — Default
CLK1	I	Clock Input port 1
SEL	I	Input Clock Select
MODESEL	I	1 = DCS function disabled 0 = DCS function enabled Selects Glitchless (0) or Non-Glitchless (1) behavior
DCSOUT	O	Clock Output Port

Table 2.14 provides the behavior of the DCS output based on the setting of the *DCSMODE* attribute and the *MODESEL* pin input. The *MODESEL* pin is dynamic and can toggle during operation. The glitchless switching is only achievable when *MODESEL = 0*.

Table 2.14. DCSA DCSMODE Attribute

Attribute Name	Attribute Value	Output		Description
		SEL = 0	SEL = 1	
DCSMODE MODESEL = 0	CLK0 (default)	CLK0	CLK0	Buffer for CLK0
	CLK1	CLK1	CLK1	Buffer for CLK1
	POS	CLK0	CLK1	Rising edge triggered. Latched state is high.
	NEG	CLK0	CLK1	Falling edge triggered. Latched state is low.
	CLK1_LOW	0	CLK1	SEL is active high. Disabled output is low
	CLK1_HIGH	1	CLK1	SEL is active high. Disabled output is high.
	CLK0_LOW	CLK0	0	SEL is active low. Disabled output is low.
	CLK0_HIGH	CLK0	1	SEL is active low. Disabled output is high.
	HIGH	1	1	Output is always high.
	LOW	0	0	Output is always low.
MODESEL = 1	Non-Glitchless	CLK0	CLK1	—

2.9.3. DCSA Usage in VHDL

Component Instantiation

```
Library lattice;
use lattice.components.all;
```

Component and Attribute Declaration

```
component DCSA
generic (DCSMODE : string := "LOW");
port (CLK0 : in STD_LOGIC;
      CLK1 : in STD_LOGIC;
      SEL : in STD_LOGIC;
      MODESEL : in STD_LOGIC;
      DCSOUT : out STD_LOGIC);
end component;
```

DCS Instantiation

```
attribute DCSMODE : string;
attribute DCSMODE of DCSinst0 : label is "LOW";
I1: DCS
generic map (
  DCSMODE => "VCC");
port map (
  CLK0 => CLK0,
  CLK1 => CLK1,
  SEL => SEL,
  MODESEL => MODESEL,
  DCSOUT => DCSOUT);
```

2.9.4. DCSA Usage in Verilog

Component and Attribute Declaration

```
module DCSA (CLK0, CLK1, SEL, MODESEL, DCSOUT);
input CLK0;
input CLK1;
input SEL;
input MODESEL;
output DCSOUT;
endmodule
```

DCSA Instantiation

```
defparam DCSInst0.DCSMODE = "LOW";
DCSA DCSInst0 (
.CLK0 (CLK0),
.CLK1 (CLK1),
.SEL (SEL),
.MODESEL (MODESEL),
.DCSOUT (DCSOUT));
```

2.10. Dynamic Clock Control (DCC)

The Lattice Avant device has a power-saving feature known as Dynamic Clock Control. This feature allows internal logic to dynamically enable or disable the Global Clock nets, thus enabling overall dynamic power consumption of the device. This gating function does not create glitches or increase the clock latency to the Global Clock network. There is a DCC element associated with each 48 Global Clock nets.

The Lattice Avant device clock architecture allows both DCC and DCS to function at the same time. Care must be taken when CLK0 is used as input to the PLL. The DCC should remain enabled, otherwise if the PLL input clock stops toggling, the PLL loses locked and the PLL output clock also stops toggling.

Dynamic Clock Control allows dynamic clock enable and disables the MIDMUX Feed Line and the fabric clocks from the core. When a Feed Line is disabled, all the logic and clock signals that are fed by this Feed Line do not toggle. Hence, it reduces the overall dynamic power consumption of the device.

Figure 2.28 and Figure 2.29 show how DCC is available for all clock sources driving the GCLKs.




Figure 2.28. TMID MUX, DCC Elements and Top GCLK Feedlines




Figure 2.29. BMID MUX, DCC Elements and Bottom GCLK Feedlines




Figure 2.30. Glitchless DCC Functional Waveform

2.10.1. DCCA Component Definition

The DCCA component can be instantiated in the source code of a design as defined in this section. Figure 2.31 and Table 2.15 show the DCCA definitions.




Figure 2.31. DCCA Component Symbol

Table 2.15. DCCA Component Port Definition

Port Name	I/O	Description
CLKI	I	Clock Input port.
CE	I	Clock Enable port — CE = 0 CLKO is disabled (CLKO = '0') — CE = 1 CLKO is enabled (CLKO = CLKI)
CLKO	O	Clock Output Port

2.10.2. DCCA Usage in VHDL

Component and Attribute Declaration

```
library lattice;
use lattice.components.all;
component DCCA
port (CLKI : in STD_LOGIC;
      CE : in STD_LOGIC;
      CLKO : out STD_LOGIC);
end component;
```

DCCA Instantiation

```
I1: DCCA
port map (
  CLKI => CLKI,
  CE => CE,
  CLKO => CLKO);
```

2.10.3. DCCA Usage in Verilog

Component and Attribution Declaration

```
module DCCA (CLKI,CE,CLKO);
input CLKI;
input CE;
output CLKO;
endmodule
```

DCCA Instantiation

```
DCCA DCCAIInst0 (
  .CLKI (CLKI),
  .CE (CE),
  .CLKO (CLKO));
```

2.11. Internal Oscillator (OSCE)

An internal programmable rate oscillator is provided on all Lattice Avant devices. The oscillator can be used for FPGA configuration, system monitoring/ATM (Anti-Tampering Monitor) block, and as a user logic clock source that is available after FPGA configuration. There is one OSCE on Lattice Avant devices. The oscillator clock output is routed directly to primary clocking.

The oscillator output is not a high-accuracy clock, having a +/- 10% variation in its output frequency. It is mainly used for circuits that do not require a high degree of clock accuracy. Examples of usage are asynchronous logic blocks such as a timer or reset generator, or other logic that require a constantly running clock.

The oscillator performs multiple functions on the Lattice Avant device. Firstly, it generates a user clock that drives FPGA clock tree. This user clock is dynamically selectable between 400 MHz or 320 MHz with 1–256 programmable divider options.

2.11.1. OSCE Component Definition

The OSCE component can be instantiated in the source code of a design as defined in this section. Figure 2.32 and Table 2.17 show the OSCE definitions.




Figure 2.32. OSCE Component Symbol

Table 2.16. OSCE Component Port Definition

Port Name	I/O	Description
EN	I	Enable CLKOUT
SEL400_N	I	Switch between 400 MHz and 320 MHz
CLKOUT	O	Output clock to fabric

Table 2.17. OSCE Component Attribute Definition

Name	Value	Default	Description
CLK_DIV	1-256	1	Clock divider for CLKOUT

2.11.2. OSCE Usage in VHDL

Component Instantiation

```
Library lattice;
use lattice.components.all;
```

Component and Attribute Declaration

```
component OSCE
generic (CLK_DIV : string);
port (
    EN : in std_logic;
    SEL400_N: in std_logic;
    CLKOUT : out std_logic;
);
```

OSCE Instantiation

```
attribute CLK_DIV : string;
attribute CLK_DIV of I1 : label is "1.0";
```

```
I1: OSCE
generic map (CLK_DIV => "1.0");
port map (
    EN => EN,
    SEL400_N =>SEL400_N,
    CLKOUT => CLKOUT,
);
```

2.11.3. OSCE Usage in Verilog

Component and Attribute Declaration

```
module OSCE(EN, SEL400_N, CLKOUT);
input EN;
inputSEL400_N;
output CLKOUT;
endmodule
```

OSCE Instantiation

```
defparam OSCEInst0.CLK_DIV = "1.0";

OSCE Inst0
(
.EN (EN),
.SEL400_N (SEL400_N),
.CLKOUT (CLKOUT),
);
```

2.12. General Routing for Clocks

The Lattice Avant device architecture supports the ability to use general routing for a clock. This capability is intended to be used for small areas of the design to allow additional flexibility in linking dedicated clocking resources and building very small clock trees. General routing cannot be used for Edge Clocks for applications that use the DDR registers in the I/O components of the FPGA.

Software limits the distance of a general routing based (gated) clock to one PFU in distance to a primary clock entry point. If the software cannot place the clock gating logic close enough to a primary clock entry point, the error below occurs:

- ERROR-par – Unable to reach a primary clock entry point for general route clock <net> in the minimum required distance of one PFU.

There are multiple entry points to the Primary clock routing throughout the Lattice Avant device fabric. In this case, it is recommended to add a preference for this gated clock to use primary routing. The PFU generated clock can reach the neighboring left and right PFUs.




Figure 2.33. Gated Clock to the Primary Clock Routing

For a very small clock domain, the distance of a general routing based (gated) clock can be limited to one PFU in distance to the logic it clocks. This is done by grouping this logic (UGROUP) with a *BBOX = 1, 1* (see Lattice Radiant Help > Constraints Reference Guide > Preferences > UGROUP) as well as specify a *PROHIBIT PRIMARY* on the generated clock. If the software cannot place the logic tree within the BBOX, an error occurs.




Figure 2.34. Gated Clock to Small Logic Domain

3. sysCLOCK PLL

3.1. sysCLOCK PLL Overview

The Lattice Avant sysCLOCK™ PLLs can be used for a variety of clock management applications such as frequency synthesis (multiplication and division of a clock), clock injection delay removal, clock phase adjustment and clock timing adjustment.

The Lattice Avant PLL supports frequency synthesis by enabling the input reference clock to be multiplied up or divided down. The reference clock and feedback clock can come from various sources. The Lattice Avant PLL also supports multiple output clock selections, with each output clock having a different frequency. Each clock output can then be dynamically enabled or disabled by the user.

The Lattice Avant PLL supports the clock injection delay removal feature where delays associated with the PLL and clock tree are removed. This feature is typically used to reduce clock path delays and is performed by aligning the PLL input clock with a feedback clock from the clock tree.

The Lattice Avant PLL further supports a clock phase adjustment feature. This feature provides the ability to set a specific phase offset between the outputs of the PLL. The clock output selected as feedback cannot use the phase adjustment feature which can cause the PLL to unlock. Each clock output can support an independent phase shift value. [Figure 3.1](#) shows the native signals of the Lattice Avant PLL Block Diagram. These signals are abstracted in the PLL module in the IP Catalog of the Radiant software.




Figure 3.1. Lattice Avant PLL Block Diagram

Table 3.1 shows the number of PLLs available in the different Lattice Avant devices.

Table 3.1. General Purpose PLLs (GPLLs)

Parameter	Description	LAV-AT-E/G/X30	LAV-AT-E/G/X50	LAV-AT-E/G/X70
Number of PLLs (WRIO)	General purpose Phase Locked Loops. One per Wide-Range I/O.	2	2	2
Number of PLLs (HPIO))	General purpose Phase Locked Loops. One per High-Performance I/O Region.	5	7	9

3.1.1. PLL Input Sources

The PLL Input sources are:

- Dedicated PLL Input Clock Pins (PCLKT and PLLREF pins)
- Global Clock Routing
- Edge Clock Routing

Table 3.2. PLL Input Sources, Feedback Sources, and Output Clocks

PLL	Input Sources	Feedback Sources	Output Clocks
PLL (WRIO)	PCLKT0 [0:3] PCLKT12[0:3] PLLREF0 PLLREF12 Fabric_CLKs (from GCLK)	PLLFBK Fabric_CLKs (from GCLK) Edge Clocks	clkop, clkos, clkos2, clkos3, clkos4, clkos5
PLL (HPIO)	PCLKT3-11[0:3] PLLREF3-11 Fabric_CLKs (from GCLK)	ECLKs Fabric_CLKs (from GCLK)	clkop, clkos, clkos2, clkos3, clkos4, clkos5, CLKOPHY

Every PLL has a dedicated low skew input that routes directly to its reference clock input. There are two reference clocks per PLL. These are the recommended inputs for a PLL. It is possible to route a PLL input from the Global Clock routing, but it incurs more clock input injection delays, which are not natively compensated for using feedback, compared to a dedicated PLL input.

3.2. sysCLOCK PLL Component Definition

The PLL component can be instantiated in the source code of a design as defined in this section. [Figure 3.2](#) and [Table 3.3](#) show the definitions.




Figure 3.2. PLL Component Instance

Table 3.3. PLL Component Port Definition

Signal	I/O	Description
CLKI	I	Input Clock to PLL.
CLKFB	I	Feedback Clock.
RESET	I	Resets the entire PLL.
ENCLKOP	I	Enable PLL output CLKOP.
ENCLKOS	I	Enable PLL output CLKOS.
ENCLKOS2	I	Enable PLL output CLKOS2.
ENCLKOS3	I	Enable PLL output CLKOS3.
ENCLKOS4	I	Enable PLL output CLKOS4.
ENCLKOS5	I	Enable PLL output CLKOS5.
ENCLKPHY	I	Enable PLL output PHYCLK.
CLKOP	O	PLL main output clock.
CLKOS	O	PLL output clock.
CLKOS2	O	PLL output clock2.
CLKOS3	O	PLL output clock3.
CLKOS4	O	PLL output clock4.
CLKOS5	O	PLL output clock5.
CLKOPHY	O	PLL output PHYCLK – drives the PHYCLK tree.
LOCK	O	Indicates PLL is now locked to CLKI. Active high indicates PLL is locked.
CLKOREF	O	REFCLK output (bypass PLL)
LMMICLK	I	Fabric LMMI interface clock
LMMIRESET_N	I	Fabric LMMI interface reset, active low
LMMIREQUEST	I	Fabric LMMI interface request signal
LMMIWDATA[15:0]	I	Fabric LMMI interface write data
LMMIWRDRN	I	Fabric LMMI interface Write/Read control; 1=write, 0=read.
LMMIOFFSET[4:0]	I	Fabric LMMI interface address offset (LSB of address bus)
LMMIRDATA[15:0]	O	Fabric LMMI interface read data
LMMIRDATA_VALID	O	Fabric LMMI interface read data valid signal
LMMIREADY	O	Fabric LMMI interface ready signal
Dynamic Phase Adjustment		
PHASESTEP	I	Dynamic Phase adjustment step.
PHASEDIR	I	Dynamic Phase adjustment direction. 0: Rotates to later phase; 1: Rotates to earlier phase
PHASELOADREG	I	Load dynamic phase adjustment values into PLL.
PHASESEL[2:0]	I	Select the divider output affected by Dynamic Phase adjustment.
CLKOP_STEPACK	O	CLKOP VCS PS status
CLKOS_STEPACK	O	CLKOS VCS PS status
CLKOS2_STEPACK	O	CLKOS2 VCS PS status
CLKOS3_STEPACK	O	CLKOS3 VCS PS status
CLKOS4_STEPACK	O	CLKOS4 VCS PS status
CLKOS5_STEPACK	O	CLKOS5 VCS PS status
CLKPHY_STEPACK	O	CLKPHY VCS PS status
CLKOP_OUTRESETACK	O	CLKOP reset status
CLKOS_OUTRESETACK	O	CLKOS reset status
CLKOS2_OUTRESETACK	O	CLKOS2 reset status
CLKOS3_OUTRESETACK	O	CLKOS3 reset status
CLKOS4_OUTRESETACK	O	CLKOS4 reset status
CLKOS5_OUTRESETACK	O	CLKOS5 reset status

Signal	I/O	Description
CLKPHY_OUTRESETACK	O	CLKPHY reset status
CLKISLIP	O	Reference clock slip output
CLKFBSLIP	O	Feedback clock slip output
CLKIDIVCHANGE	O	Reference divider count change enable output
CLKFBDIVCHANGE	O	Feedback divider count change enable output

Table 3.4. PLL Component Attribute

Name	Values	Description
FCLKI	"100" (default)	None
FVCO	"1600" (default)	None
CLKOP_OUT_SEL	"DIVA" (default)	Select output to CLKOP 0: DIVA, 1: CLKI
CLKOS_OUT_SEL	"DIVB" (default)	Select output to CLKOS 0: DIVB, 1: CLKI
CLKOS2_OUT_SEL	"DIVC" (default)	Select output to CLKOS2 0: DIVC, 1: CLKI
CLKOS3_OUT_SEL	"DIVD" (default)	Select output to CLKOS3 0: DIVD, 1: CLKI
CLKOS4_OUT_SEL	"DIVE" (default)	Select output to CLKOS4 0: DIVE, 1: CLKI
CLKOS5_OUT_SEL	"DIVF" (default)	Select output to CLKOS5 0: DIVF, 1: CLKI
CLKPHY_OUT_SEL	"DIVPHY" (default)	Select output to CLKPHY 0: DIVPHY, 1: CLKI
SYNC_CLKOP	"DISABLED" (default)	Enable output(s) sync with CLKOP 0: DISABLED; 1: ENABLED
PHASE_SOURCE	"STATIC" (default)	Select DYN (Fabric signals) for dynamic phase shift
STATIC_PHASE_SEL	"CLKOP" (default)	Select which output clocks is phase shifted
STATIC_PHASE_LOADREG	"NO" (default)	Immi equivalent of Fabric load signal
STATIC_VCO_PHASE_STEP	"NO" (default)	Trigger for VCO phase rotation 0: NO, 1: YES
STATIC_VCO_PHASE_DIR	"DELAYED" (default)	VCO phase rotation direction
CLKOP_FPHASE	"1" (default)	VCO phase A step control
CLKOS_FPHASE	"1" (default)	VCO phase B step control
CLKOS2_FPHASE	"1" (default)	VCO phase C step control
CLKOS3_FPHASE	"1" (default)	VCO phase D step control
CLKOS4_FPHASE	"1" (default)	VCO phase E step control
CLKOS5_FPHASE	"1" (default)	VCO phase F step control
CLKPHY_FPHASE	"1" (default)	VCO phase PHY step control
CLKOP_CPHASE	"1" (default)	Delay A section output DELA VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOS_CPHASE	"1" (default)	Delay B section output DELB VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOS2_CPHASE	"1" (default)	Delay C section output DELC VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOS3_CPHASE	"1" (default)	Delay D section output DELD VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOS4_CPHASE	"1" (default)	Delay E section output DELE VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOS5_CPHASE	"1" (default)	Delay F section output DELF VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
CLKOPHY_CPHASE	"1" (default)	Delay F section output DELPHY VCO clock cycles with respect to VCO phase 0, or REFBUF if in VCO bypass mode (post-divider phase-shift)
FAST_LOCK	"ENABLED" (default)	Fast lock enable 0: DISABLED; 1: ENABLED. It is set to default by GPLL IP setting script.

Name	Values	Description
LOSS_LOCK_DETECTION	"ENABLED" (default) "DISABLED"	Enable cycle slip detection. It is set to default by GPLL IP setting script. For 01A, set Immi_loss_lock to 1'b1. For 02A (GX01), set Immi_loss_lock to 1'b0. These are the HW fuse/bit setup and you must not change this bit.
CLKI_DIV	"8" (default)	Reference clock divider; NR=CLKR[5:0]+1, CLKR[0] is LSB
CLKI_SEL	"REFMUX0" (default)	Static setting (Immi version) of refin_sel (Fabric) from REFMUX0 or REFMUX1
CLKFB_DIV	"2" (default)	Feedback clock divider
FRACTIONAL_FBK	"0b00000000000000" (default)	Precise and SSC fractional multiplication
CLKFB_PATH	"EXTERNAL" (default)	Feedback path 0: External feedback, 1: Internal feedback
EXT_FB_DELAY	"0b00" (default)	Determine the output enable delayed time for external feedback mode
LOOP_BW	"0b000000000000" (default)	Loop BW control: NB=BWADJ[11:0]+1, BWADJ[0] is LSB
CLKV_SSC_SLOPE	"0b00000000000000000000" (default)	SSC slope multiplier
CLKS_SSC_RATE	"0b000000000000" (default)	SSC rate multiplier
SCC_SS	"DISABLED" (default)	Enable or disable Spread Spectrum 0: DISABLED, 1: ENABLED
SCC_FRACTIONAL	"DISABLED" (default)	Enable fractional accumulation 0: DISABLED, 1: ENABLED
CLKOP_DIV	"8" (default)	CLKOP Divider Setting
CLKOS_DIV	"8" (default)	CLKOS Divider Setting
CLKOS2_DIV	"8" (default)	CLKOS2 Divider Setting
CLKOS3_DIV	"8" (default)	CLKOS3 Divider Setting
CLKOS4_DIV	"8" (default)	CLKOS4 Divider Setting
CLKOS5_DIV	"8" (default)	CLKOS5 Divider Setting
CLKPHY_DIV	"1" (default)	CLKPHY Divider Setting
INT_CLK7_DIV	"8" (default)	CLK7 Divider Setting
SATURATION	"ENABLED" (default)	Enable saturation behavior 0: DISABLED, 1: ENABLED
EN_PLL	"DISABLED" (default)	Select GPLL IP 0: DISABLED, 1: ENABLED
EN_PLLRESET	"DISABLED" (default)	Enable pllreset control (Fabric port) 0: DISABLED, 1: ENABLED
EN_CLKOP	"YES" (default)	Enable CLKOP (DIVA) clock output 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOS	"YES" (default)	Enable CLKOP (DIVA) clock output 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOS2	"YES" (default)	Enable CLKOS2 (DIVC) clock output 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOS3	"YES" (default)	Enable CLKOS3 (DIVD) clock output 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOS4	"YES" (default)	Enable CLKOS4 (DIVE) clock output 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOS5	"YES" (default)	Enable CLKOS5 (DIVF) 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKPHY	"YES" (default)	Enable CLKPHY (DIVPHY) 0: DISABLED (NO); 1: ENABLED (YES)
EN_CLKOP_OUT	"OFF" (default)	Output CLKOP 0: ON, 1: OFF

Name	Values	Description
EN_CLKOS_OUT	"OFF" (default)	Output CLKOS 0: ON, 1: OFF
EN_CLKOS2_OUT	"OFF" (default)	Output CLKOS2 0: ON, 1: OFF
EN_CLKOS3_OUT	"OFF" (default)	Output CLKOS3 0: ON, 1: OFF
EN_CLKOS4_OUT	"OFF" (default)	Output CLKOS4 0: ON, 1: OFF
EN_CLKOS5_OUT	"OFF" (default)	Output CLKOS5 0: ON, 1: OFF
EN_CLKPHY_OUT	"OFF" (default)	Output CLKPHY 0: ON, 1: OFF
CONFIG_WAIT_FOR_LOCK	"ENABLED" (default)	Indicates whether configuration should wait for PLL to lock before entering user mode. This parameter does not impact PLL operation. Refer to the Lattice Avant sysCONFIG User Guide (FPGA-TN-02299) for more details.

3.3. PLLREFCSA Component Definition

The PLLREFCSA is a 2:1 Mux that can *dynamically* select between using REFCLK0 or REFCLK1 as the CLKI input to the PLL Component. An external reset is required after switching the CLKI input.

Table 3.5. PLLREFCSA Component Port Definition

Signal	I/O	Description
CLK0	I	Input CLK0.
CLK1	I	Input CLK1.
SEL	I	Mux Select between CLK0 (SEL=0) and CLK1 (SEL=1).
PLLCSOUT	O	Clock Output (feed into CLKI of the PLL Component).



Figure 3.3. PLLREFCSA Component Instance

3.4. Functional Description

3.4.1. Refclk (CLKI) Divider

The CLKI divider is used to control the input clock frequency into the phase detector. The valid PLL input frequency range is specified in the device data sheet.

3.4.2. Feedback Loop (CLKFB) Divider

The CLKFB divider is used to divide the feedback signal, effectively multiplying the output clock. The VCO block increases the output frequency until the divided feedback frequency equals the input frequency. The output of the feedback divider must be within the phase detector frequency range specified in the device data sheet. This port is only available to the user when CLKOUT* is selected for feedback clock. Otherwise, this port is connected by the tool to the appropriate signal selected by the user in the software.

3.4.3. Output Clock Dividers (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)

The output Clock Dividers allow the VCO frequency to be scaled up to the maximum range to minimize jitter. Each of the output dividers is independent of the other dividers and each uses the VCO as the source by default. Each of the output dividers can be set to a value of 1 to 256.

3.4.4. Phase Adjustment (Static Mode)

The CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5 outputs can be phase adjusted relative to the enabled unshifted output clock at 45° increments. The clock output selected as the feedback cannot use the static phase adjustment feature since it causes the PLL to unlock.

3.4.5. Phase Adjustment (Dynamic Mode)

The phase adjustments can also be controlled in a dynamic mode using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

See the [Dynamic Phase Adjustment](#) section for usage details. The clock output selected as the feedback cannot use the dynamic phase adjustment feature since it causes the PLL to unlock. Similar restrictions apply to other clocks.

3.5. PLL Inputs and Outputs

3.5.1. CLKI Input

The CLKI signal is the reference clock for the PLL. It must conform to the specifications in the data sheet for the PLL to operate correctly. The CLKI signal can come from a dedicated PLL input pin or from internal routing. The dedicated dual-purpose I/O pin provides a low skew input path and is the recommended source for the PLL. The reference clock can be divided by the input (M) divider to create one input to the phase detector of the PLL.

3.5.2. CLKFB Input

The CLKFB signal is the feedback signal to the PLL. The feedback signal is used by the Phase Detector inside the PLL to determine if the output clock needs adjustment to maintain the correct frequency and phase. The CLKFB signal can come from PLL clock outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5) or internal VCO. Feedback clock is internal VCO if fractional-N or spread spectrum clock is enabled. The feedback clock signal is divided by the feedback (N) divider to create an input to the phase detector of the PLL. A bypassed PLL output cannot be used as the feedback signal.

3.5.3. RST Input

At power-up, an internal power-up reset signal from the configuration block resets the PLL. Additionally, an active high, asynchronous, user-controlled reset port can be optionally added to the PLL. The RST signal can be driven by an internally generated reset function or by an I/O pin. This RST signal resets the PLL core (VCO, phase detector, and charge pump) and the output dividers, which causes the outputs to be logic 0. In bypass mode, the output does not reset.

After the RST signal is deasserted, the PLL starts the lock-in process and takes t_{LOCK} time, about 500 div. reference cycles (maximum), to complete. [Figure 3.4](#) shows the timing diagram of the RST input. The RST signal is active high. The RST signal is optional. Refer to sysCLOCK PLL Timing in [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#) for Trst pulse width.




Figure 3.4. RST Input Timing Diagram

3.5.4. Dynamic Clock Enables

Each PLL output has a user input signal to dynamically enable/disable its output clock glitchlessly. This clock enable signal is ENCLKO*.

Table 3.6. PLL Clock Output Enable Signal List

Clock Enable Signal Name	Corresponding PLL Output	IP Block Wizard Option Name
ENCLKOP	CLKOP	CLKOUT 0 Enable Port
ENCLKOS	CLKOS	CLKOUT 1 Enable Port
ENCLKOS2	CLKOS2	CLKOUT 2 Enable Port
ENCLKOS3	CLKOS3	CLKOUT 3 Enable Port
ENCLKOS4	CLKOS4	CLKOUT 4 Enable Port
ENCLKOS5	CLKOS5	CLKOUT 5 Enable Port
ENCLKOPHY	CLKOPHY	CLKOUT 6 Enable Port

This dynamic block enable function allows the user to save power by stopping the corresponding output clock when not in use. When the clock enable signal is set to logic 0, the corresponding output clock is held to logic 0. When the clock enable signal is set to logic 1, the output clock becomes active. The clock enable signals are optional and are only available if the corresponding option is enabled in the IP Block Wizard. If a clock enable signal is not requested, its corresponding output is active at all times when the PLL is instantiated unless the PLL is placed into standby mode. The clock enable signals cannot be accessed in the IP Block Wizard when the PLL output is used for external feedback to avoid shutting off the feedback clock.

3.5.5. Dynamic Phase Shift Inputs

The Lattice Avant PLL has five ports to allow for dynamic phase adjustment from FPGA logic. The Dynamic Phase Adjustment section elaborates on how the user should drive these ports.

3.5.6. PHASESEL Input

The PHASESEL[2:0] inputs are used to specify which PLL output port is affected by the dynamic phase adjustment ports. The settings available are shown in the [Dynamic Phase Adjustment](#) section. The PHASESEL signal must be stable for $T_{\text{phasesel_setup}}$ (refer to sysCLOCK PLL Timing in [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#)) before the PHASESTEP signal is pulsed. The PHASESEL signal is optional and is available if the *Enable Dynamic Phase Ports* option is selected in the IP Block Wizard.

Table 3.7. PHASESEL Signal Settings Definition

PHASESEL[2:0]	PLL Output Shifted
000	CLKOP
001	CLKOS
010	CLKOS2
011	CLKOS3
100	CLKOS4
101	CLKOS5

3.5.7. PHASEDIR Input

The PHASEDIR input is used to specify which direction the dynamic phase shift occurs, advanced (leading) or delayed (lagging). When PHASEDIR = 0, then the phase shift is delayed. When PHASEDIR = 1, then the phase shift is advanced. The PHASEDIR signal must be stable for $T_{\text{phasedir_setup}}$ (refer to sysCLOCK PLL Timing in [Lattice Avant Platform – Specifications Data Sheet \(FPGA-DS-02112\)](#)) before the PHASESTEP signal is pulsed. The PHASEDIR signal is optional and is available if the *Enable Dynamic Phase Ports* option is selected in the IP Block Wizard.

Table 3.8. PHASEDIR Signal Settings Definition

PHASEDIR	Direction
0	Delayed (lagging)
1	Advanced (leading)

3.5.8. PHASESTEP Input

The PHASESTEP signal is used to initiate a VCO dynamic phase shift for the clock output port and in the direction specified by the PHASESEL and PHASEDIR inputs. This phase adjustment is done by changing the phase of the VCO in 45° increments. The VCO phase changes on the negative edge of the PHASESTEP input after four VCO cycles. This is an active low signal and the minimum pulse width (both high and low) of PHASESTEP pulse is $T_{\text{phastep_pulse}}$ (refer to sysCLOCK PLL Timing in [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#)) cycles. The PHASESTEP signal is optional and is available if the *Enable Dynamic Phase Ports* option is selected in the IP Block Wizard.

3.5.9. PHASELOADREG Input

The PHASELOADREG signal is used to initiate a post-divider dynamic phase shift. A post-divider dynamic phase shift is started on the falling edge of the PHASELOADREG signal and there is a minimum pulse width of $T_{\text{phastep_pulse}}$ (refer to sysCLOCK PLL Timing in [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#)) from assertion to desertion. The PHASELOADREG signal is optional and is available if the *Enable Dynamic Phase Ports* option is selected in the IP Block Wizard.

3.5.10. PLL Clock Outputs

The PLL has six outputs, listed in [Table 3.9](#). All six outputs can be routed to the Global Clock routing of the FPGA. All six outputs can be phase shifted statically or dynamically if external feedback on the clock is not used. The outputs can come from their output divider or the reference clock input (PLL bypass). In PLL bypass mode, the output divider can be bypassed or used to divide the reference clock.

Table 3.9. PLL Clock Outputs and ECLK Connectivity

Clock Output Name	Edge Clock Connectivity	Selectable Output
CLKOP	ECLK Connection	Always Enabled
CLKOS	ECLK Connection	Selectable through IP Block Wizard
CLKOS2	No ECLK Connection	Selectable through IP Block Wizard
CLKOS3	No ECLK Connection	Selectable through IP Block Wizard
CLKOS4	No ECLK Connection	Selectable through IP Block Wizard
CLKOS5	No ECLK Connection	Selectable through IP Block Wizard

3.5.11. LOCK Output

The LOCK output provides information about the status of the PLL. Once lock is achieved, the PLL LOCK signal is asserted. During the locked condition, the positive edges of the PLL feedback and reference clock are phase aligned in normal operation. The LOCK signal can be set in the IP Block Wizard by selecting the Provide PLL Lock Signal option. There is also an Enable Fast Lock option in the IP Block Wizard to set the behavior of PLL lock signal as well. When this option is selected, fast lock is enabled.

3.5.12. Dynamic Phase Adjustment

Dynamic phase adjustment of the PLL output clocks can be done without reconfiguring the FPGA by using the dedicated dynamic phase-shift ports of the PLL.

All six output clocks, CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5 have the dynamic phase adjustment feature but only one output clock can be adjusted at a time. Table 3.7 shows the output clock selection settings available for the PHASESEL[2:0] signal. The PHASESEL signal must be stable for $T_{\text{phasesel_setup}}$ before the PHASESTEP signal is pulsed.

The selected output clock phase is either advanced or delayed depending upon the value of the PHASEDIR port.

Table 3.8 shows the PHASEDIR settings available. The PHASEDIR signal must be stable for $T_{\text{phasedir_setup}}$ before the PHASESTEP signal is pulsed.

The PLL provides the static and dynamic output phase shifting through VCO phase shift and divider phase shift. The PLL parameters allow user to set VCO phases and divider phase shifts operation. The VCO phase shift provides 8 VCO phases with 45 degree per rotation or step. The divider phase shift provides the output delay from 1 to 256. Dynamic VCO and divider phase shifts are controlled by user signals.

3.5.13. VCO Phase Shift

Once the PHASESEL and PHASEDIR have been set, a VCO phase adjustment is made by toggling the PHASESTEP signal from the current setting. Each pulse of the PHASESTEP signal generates a phase step based on this equation:

$$\text{VCO Shifted Phase per step} = \left[\frac{1}{8 \times (\text{DIVO}_{\langle n \rangle} \text{ACTUAL_STR} + 1)} \right] \times 360^\circ$$

Where $\langle n \rangle$ is the clock output specified by PHASESEL (CLKOP/OS/OS2/OS3/OS4/OS5). Values for $\text{DIVO}_{\langle n \rangle} \text{ACTUAL_STR}$ are located in the HDL source file generated by the IP Block Wizard.

The PHASESTEP signal is latched in on the rising edge. One step size is the smallest phase shift that can be generated by the PLL in one pulse. The dynamic phase adjustment results in a glitch free adjustment when delaying the output clock, but glitches may result when advancing the output clock.




Figure 3.5. PLL Phase Shifting Using the PHASESTEP Signal

For Example:

PHASESEL[2:0]=3'b001 to select CLKOS for phase shift

PHASEDIR =1'b0 for selecting delayed (lagging) phase

Assume the output is divided by 2, $\text{DIVOS_ACTUAL_STR} = 1$

The above signals need to be stable for $T_{\text{phasesel_setup}}$ and $T_{\text{phasedir_setup}}$ before the rising edge of PHASESTEP and the minimum pulse width of PHASESTEP should be one VCO clock cycle.

For each toggling of PHASESTEP, the user is getting $[1/(8 \times 2)] \times 360 = 22.5$ degree phase shift (delayed).

3.5.14. Divider Phase Shift

A post-divider phase adjustment is made by toggling the PHASELOADREG signal. For a desired post-divider phase, it could be calculated by this equation:

$$\text{Post-Divider Phase} = [(\text{DEL}\langle n \rangle - \text{DIVO}\langle n \rangle_ACTUAL_STR) / (\text{DIVO}\langle n \rangle_ACTUAL_STR + 1)] \times 360^\circ$$

Where $\langle n \rangle$ is the clock output (CLKOP/OS/OS2/OS3/OS4/OS5). Values for DEL $\langle n \rangle$ and DIVO $\langle n \rangle_ACTUAL_STR$ are located in the HDL source file generated by IP Block Wizard. Note that if these values are both 1, no shift is made. See the [Example 2: Post-Divider Phase Shift](#) section for usage details.




Figure 3.6. Divider Phase Shift Timing Diagram

3.5.15. Total Phase Shift

For the total phase shift calculation for each PLL output section:

$$\text{Total Phase Shift} = \text{VCO Phase } \langle n \rangle + \text{Post Divider Phase } \langle n \rangle$$

$$\text{Post divider Phase } \langle n \rangle = 360 \times (\text{DEL}\langle n \rangle - \text{DIV}\langle n \rangle) / (\text{DIV}\langle n \rangle + 1)$$

$$\text{VCO Phase } \langle n \rangle = 45 \times ((\text{PHI}\langle n \rangle + m - n) / (\text{DIV}\langle n \rangle + 1)); \text{ where PHI is the initial Phase shift; } m \text{ is the number of toggles when dir=0; } n \text{ is the number of toggles when dir=1;}$$

3.6. Fractional-N Synthesis Operation

The GPLL is designed to multiply an input clock signal by a value between 2 and 4095 with 14 bits of fractional resolution (precise fractional N). It does not provide any deskew functionality since it uses internal feedback clock. It contains a 1-64 divider at the reference clock input, a 1-4096 divider in the internal feedback path, and a 1-256 divider at the output.

The output frequency is given by the equation:

$$F_{out} = \frac{F_{CLKI}}{M \times O} \times \left(N + \frac{F}{16384} \right)$$

Where:

F_{out} is the output *Frequency Actual Value*.

F_{CLKI} is the CLKI input frequency.

M is the CLKI *Divider Desired Value*.

N is the CLKFB *FBK Divider Desired Value (Integer)*.

F is the CLKFB *FBK Divider Desired Value (Fractional)*.

O is the output *Divider Actual Value*.

3.7. Spread Spectrum Clock Generation

The Lattice Avant PLL supports Spread spectrum clock generation. The spread spectrum function is integrated with the Fractional-N controls and supports *Down Spread*, triangle wave, from 0% to 10% with modulation frequency range from 15 kHz to 4 MHz. When enabled, spread spectrum characteristics is applied to all active PLL outputs. Figure 3.7 shows the spread spectrum profiles.




Figure 3.7. Down Spread Profile

3.8. Low Power Features

The Lattice Avant PLL contains several features that allows the user to reduce the power usage of a design. When unused, user can drive the Dynamic Clock Enable feature.

3.8.1. Dynamic Clock Enable

The Dynamic Clock Enable feature supports a glitchless enable and disable of selected output clocks during periods when not used in the design. A disabled output clock is logic 0. Re-enabled clocks start on the falling edge of the associated clocks. To support this feature, each output clock has an independent Output Enable signal that can be selected. The Output Enable signals are ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, ENCLKOS4, ENCLKOS5, and ENPHYCLK. Each clock enable port has an option in the IP Block Wizard to bring the signal to the top-level ports of the PLL. If external feedback is used on a port or if the clock output is not enabled, its dynamic clock enable port is unavailable.




Figure 3.8. Dynamic Clock Enable for PLL Outputs

3.9. Instantiating a PLL from the IP Catalog

The Lattice Avant PLL IP can be found in the IP Catalog under Module - Architecture Modules. Refer to [Lattice Avant PLL Module – Lattice Radiant Software \(FPGA-IPUG-02197\)](#) for details.

4. PLL LMMI Operation

The Avant PLL operating parameters can be changed dynamically through the LMMI bus or ABP bus. This section uses LMMI nomenclature. All addresses and bit definitions in [PLL Architecture](#) and [LMMI Register Map](#) sections are used identically for APB interface applications. A hard-wired LMMI bus is used to communicate between the LMMI host and the PLL. See [Lattice Memory Mapped Interface \(LMMI\) and Lattice Interrupt Interface \(LINTR\) User Guide \(FPGA-UG-02039\)](#) for more information about the LMMI bus.

The LMMI bus on the PLL module provides support for functional operation and simulation. You must connect the LMMI bus to the LMMI host in their HDL design to make the operand and simulation working properly. The LMMI bus ports and the corresponding LMMI connections are listed in [Table 4.1](#).

Table 4.1. PLL Data Bus Port Definition

PLL Port Name	I/O	Description
lmmi_clk_i	I	LMMI clock.
lmmi_resetrn_i	I	LMMI reset signal (active low). Only reset the bus, not register value.
lmmi_offset_i[4:0]	I	LMMI offset address.
lmmi_wr_rdn_i	I	LMMI WR/RD signal (write-high/read-low).
lmmi_request_i	I	LMMI request signal.
lmmi_wdata_i[15:0]	I	LMMI write data.
lmmi_ready_o	O	LMMI ready signal.
lmmi_rdata_o[15:0]	O	LMMI read data.
lmmi_rdata_valid	O	LMMI read data valid signal.

4.1. PLL Architecture

The Avant PLL has six output sections with flexible configuration settings to support a variety of applications. IP Catalog can support most of the common PLL configurations. For more advanced support options, you can change the PLL configurations using the LMMI bus.

Each of the six PLL output sections have similar configuration options. Each output section is assigned a letter designator as follows:

- A for the CLKOP output
- B for the CLKOS output
- C for the CLKOS2 output
- D for the CLKOS3 output
- E for the CLKOS4 output
- F for the CLKOS5 output section

The LMMI addressable PLL registers are defined in [Table 4.2](#).

4.2. LMMI Register Map

The LMMI register map for the PLL registers is shown in Table 4.2.

Table 4.2. LMMI Offset Address Locations for PLL Registers

Addr (Hex)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	lmmi_reserved1[3:0]				lmmi_sel1	lmmi_refsel	lmmi_sel_fbk[3:0]				lmmi_sel_ref2[2:0]			lmmi_sel_ref2[2:0]			
1	lmmi_clkf[9:0]										lmmi_clkr[5:0]						
2	lmmi_clkf[25:10]																
3	lmmi_clkv[3:0]				lmmi_bwadj[11:0]												
4	lmmi_clkv[19:4]																
5	lmmi_clks[9:0]										lmmi_clkv[25:20]						
6	lmmi_clkod1[0]	lmmi_clkod0[10:0]										lmmi_dithen	lmmi_ssen	lmmi_clks[11:10]			
7	lmmi_clkod2[5:0]						lmmi_clkod1[10:1]										
8	lmmi_clkod3[10:0]										lmmi_clkod2[10:6]						
9	lmmi_clkod5[4:0]						lmmi_clkod4[10:0]										
A	lmmi_clkod6[9:0]										lmmi_clkod5[10:5]						
B	lmmi_phia[0]	lmmi_test	lmmi_ensat	lmmi_fasten	lmmi_clkod7[10:0]										lmmi_clkod6[10]		
C	lmmi_phif[1:0]		lmmi_phie[2:0]			lmmi_phid[2:0]			lmmi_phic[2:0]			lmmi_phib[2:0]			lmmi_phia[2:1]		
D	lmmi_reserved2[0]	lmmi_bypass[7:0]							lmmi_phiclk7[2:0]			lmmi_phiphy[2:0]			lmmi_phif[2]		
E	lmmi_counts[2:0]			lmmi_oss_lo	lmmi_cycle_num[1:0]	lmmi_extfbk_delay[1:0]		lmmi_reserved2[8:1]									
F	lmmi_enable_clkphy[1:0]	lmmi_enable_clk[5:0]						lmmi_dyn_source	lmmi_oad_reg	lmmi_directi	lmmi_rotate	lmmi_dyn_sel[2:0]			lmmi_pllrese	lmmi_pll_en	
10	Reserved3[5:0]						lmmi_intfb	lmmi_clkos7_off	lmmi_clkphy_off	lmmi_clkos5_off	lmmi_clkos4_off	lmmi_clkos3_off	lmmi_clkos2_off	lmmi_clkos_off	lmmi_clkop_off	lmmi_enable_clk7	
11	lmmi_dela[7:0]									lmmi_diva[7:0]							
12	lmmi_delb[7:0]									lmmi_divb[7:0]							
13	lmmi_dela[7:0]									lmmi_divc[7:0]							
14	lmmi_dela[7:0]									lmmi_divd[7:0]							
15	lmmi_dela[7:0]									lmmi_dive[7:0]							
16	lmmi_dela[7:0]									lmmi_divf[7:0]							
17	lmmi_dela[7:0]									lmmi_divphy[7:0]							
18	lmmi_dela[7:0]									lmmi_divclk7[7:0]							
19	lmmi_reserved4	lmmi_mfgout2[2:0]				lmmi_mfgout1[2:0]			lmmi_enable_sync	lmmi_bypass_clk7	lmmi_bypass_phy	lmmi_bypass_f	lmmi_bypass_e	lmmi_bypass_d	lmmi_bypass_c	lmmi_bypass_b	lmmi_bypass_a

Table 4.3. PLL Registers× Descriptions^{1, 2, 3}

Register Name	Register Addr (HEX)	Size (Bit)	Description	User Access
lmmi_sel_ref1[2:0]	00[2:0]	3	Select refclk1 clock set	R/W
lmmi_sel_ref2[2:0]	00[5:3]	3	Select refclk2 clock set	R/W
lmmi_sel_fbk[3:0]	00[9:6]	4	Select feedback clocks	R/W
lmmi_refsel	00[10]	1	Determine use Fabric or LMMI bit control	R/W
lmmi_sel1	00[11]	1	lmmi version of refin_sel (Fabric)	R/W
lmmi_reserved1[3:0]	00[15:12]	4	LMMI reserved bits	RO
lmmi_clkcr[5:0]	01[5:0]	6	reference clock divider; NR=CLKR[5:0] + 1, CLKR[0] is LSB	R/W
lmmi_clkf[25:0]	01[15:6] 02[15:0]	26	feedback clock divider; NF=CLKF[25:0]/16384, CLKF[0] is LSB	R/W
lmmi_bwadj[11:0]	03[11:0]	12	Loop BW adj.: NB=BWADJ[11:0]+1, BWADJ[0] is LSB	R/W
lmmi_clkv[25:0]	03[15:12] 04[15:0] 05[5:0]	26	Spreading slope: NV=CLKV[25:0]/16384. CLKV[0] is LSB	R/W
lmmi_clks[11:0]	05[15:6] 06[1:0]	12	Spreading freq.: NS=CLKS[11:0], CLKS[0] is LSB	R/W
lmmi_ssen	06[2]	1	Active-high spread spectrum enabled	R/W
lmmi_dithen	06[3]	1	Enable fractional accumulation when high	R/W
lmmi_clkod0[10:0]	06[14:4]	11	3rd party IP output divider0: OD[0]=CLKOD[0][10:0] + 1; CLKOD[0][0] is LSB	R/W
lmmi_clkod1[10:0]	06[15] 07[9:0]	11	3rd party IP output divider0: OD[1]=CLKOD[1][10:0] + 1; CLKOD[1][0] is LSB	R/W
lmmi_clkod2[10:0]	07[15:10] 08[4:0]	11	3rd party IP output divider0: OD[2]=CLKOD[2][10:0] + 1; CLKOD[2][0] is LSB	R/W
lmmi_clkod3[10:0]	08[15:5]	11	3rd party IP output divider0: OD[3]=CLKOD[3][10:0] + 1; CLKOD[3][0] is LSB	R/W
lmmi_clkod4[10:0]	09[10:0]	11	3rd party IP output divider0: OD[4]=CLKOD[4][10:0] + 1; CLKOD[4][0] is LSB	R/W
lmmi_clkod5[10:0]	09[15:11] 0A[5:0]	11	3rd party IP output divider0: OD[5]=CLKOD[5][10:0] + 1; CLKOD[5][0] is LSB	R/W
lmmi_clkod6[10:0]	0A[15:6] 0B[0]	11	3rd party IP output divider0: OD[6]=CLKOD[6][10:0] + 1; CLKOD[6][0] is LSB	R/W
lmmi_clkod7[10:0]	0B[11:1]	11	3rd party IP output divider0: OD[7]=CLKOD[7][10:0] + 1; CLKOD[7][0] is LSB	R/W
lmmi_fasten	0B[12]	1	Enable fast locking circuit (default 1'b0)	RO
lmmi_ensat	0B[13]	1	Enable saturation behavior (normal high; default 1'b1)	R/W
lmmi_test	0B[14]	1	Reference-to-counters-to_output bypass when high (Test mode)	RO
lmmi_phiA[2:0]	0B[15] 0C[1:0]	3	VCO phase A step control	R/W
lmmi_phiB[2:0]	0C[4:2]	3	VCO phase B step control	R/W
lmmi_phiC[2:0]	0C[7:5]	3	VCO phase C step control	R/W
lmmi_phiD[2:0]	0C[10:8]	3	VCO phase D step control	R/W
lmmi_phiE[2:0]	0C[13:11]	3	VCO phase E step control	R/W
lmmi_phiF[2:0]	0C[15:14] 0D[0]	3	VCO phase F step control	R/W
lmmi_phiPHY[2:0]	0D[3:1]	3	VCO phase PHY step control	R/W
lmmi_phiclk7[2:0]	0D[6:4]	3	VCO phase PHY step control *Test feature	R/W
lmmi_bypass[7:0]	0D[14:7]	8	1'b1 to bypass TCI IP clock	R/W
lmmi_reserved2[8:0]	0D[15] 0E[7:0]	9	LMMI reserved bits	RO
lmmi_extfbk_delay[1:0]	0E[9:8]	2	Determine the output enable delayed time for external feedback mode.	R/W
lmmi_cycle_num[1:0]	0E[11:10]	2	Determine the occurrence of cycle slips	R/W

Register Name	Register Addr (HEX)	Size (Bit)	Description	User Access
lmmi_loss_lock	0E[12]	1	1'b1 enable cycle slip detection.	RO
lmmi_counts[2:0]	0E[15:13]	3	Internal reset pulse duration selection.	R/W
lmmi_pllen	0F[0]	1	1'b1 to select GPLL IP	R/W
lmmi_pllreset_en	0F[1]	1	1'b1 to enable pllreset control	R/W
lmmi_dyn_sel[2:0]	0F[4:2]	3	To select which output clocks is phase shifted	R/W
lmmi_rotate	0F[5]	1	Trigger for VCO phase rotation,	R/W
lmmi_direction	0F[6]	1	VCO phase rotation direction, 1'b0 for phase lagging, 1'b1 for leading	R/W
lmmi_load_reg	0F[7]	1	To initiate output phase shift on the falling edge of lmmi_load_reg	R/W
lmmi_dyn_source	0F[8]	1	1'b1 select Fabric signals for dynamic phase shift	R/W
lmmi_enable_clk[5:0]	0F[14:9]	6	1'b1 of [5:0] to enable clk[os5, os4, os3, os2, os, op] respectively	R/W
lmmi_enable_clkphy	0F155]	1	1'b1 to enable clkphy	R/W
lmmi_enable_clk7	10[0]	1	1'b1 to enable clk7 *Test feature	RO
lmmi_clkop_off	10[1]	1	1'b0 to statically disable clkop output	R/W
lmmi_clkos_off	10[2]	1	1'b0 to statically disable clkos output	R/W
lmmi_clkos2_off	10[3]	1	1'b0 to statically disable clkos2 output	R/W
lmmi_clkos3_off	10[4]	1	1'b0 to statically disable clkos3 output	R/W
lmmi_clkos4_off	10[5]	1	1'b0 to statically disable clkos4 output	R/W
lmmi_clkos5_off	10[6]	1	1'b0 to statically disable clkos5 output	R/W
lmmi_clkphy_off	10[7]	1	1'b0 to statically disable clkphy output	R/W
lmmi_clk7_off	10[8]	1	1'b0 to statically disable clk7 output *Test feature	RO
lmmi_intfb	10[9]	1	1'b1 indicates the internal feedback is selected	R/W
lmmi_reserved3[5:0]	10[15:10]	6	LMMI reserved bits	RO
lmmi_diva[7:0]	11[7:0]	8	clkop divider; ND= lmmi_diva[7:0] +1; lmmi_diva[0] is LSB	R/W
lmmi_dela[7:0]	11[15:8]	8	clkop phase control	R/W
lmmi_divb[7:0]	12[7:0]	8	clkos divider; ND= lmmi_divb[7:0] +1; lmmi_divb[0] is LSB	R/W
lmmi_delb[7:0]	12[15:8]	8	clkos phase control	R/W
lmmi_divc[7:0]	13[7:0]	8	clkos2 divider; ND= lmmi_divc[7:0] +1; lmmi_divc[0] is LSB	R/W
lmmi_delc[7:0]	13[15:8]	8	clkos2 phase control	R/W
lmmi_divd[7:0]	14[7:0]	8	clkos3 divider; ND= lmmi_divd[7:0] +1; lmmi_divd[0] is LSB	R/W
lmmi_deld[7:0]	14[15:8]	8	clkos3 phase control	R/W
lmmi_dive[7:0]	15[7:0]	8	clkos4 divider; ND= lmmi_dive[7:0] +1; lmmi_dive[0] is LSB	R/W
lmmi_dele[7:0]	15[15:8]	8	clkos4 phase control	R/W
lmmi_divf[7:0]	16[7:0]	8	clkos5 divider; ND= lmmi_divf[7:0] +1; lmmi_divf[0] is LSB	R/W
lmmi_delf[7:0]	16[15:8]	8	clkos5 phase control	R/W
lmmi_divphy[7:0]	17[7:0]	8	clkphy divider (the divider selection is limited; 1~4)	R/W
lmmi_delphy[7:0]	17[15:8]	8	clkphy phase control (dummy, for implementation only, no phase control needed)	R/W
lmmi_divclk7[7:0]	18[7:0]	8	clkphy phase control *Test feature	RO
lmmi_delclk7[7:0]	18[15:8]	8	clkphy phase control *Test feature	RO
lmmi_bypassa	19[0]	1	clkop reference bypass; 1'b1 refclk -> clkop	R/W
lmmi_bypassb	19[1]	1	clkos reference bypass; 1'b1 refclk -> clkos	R/W
lmmi_bypassc	19[2]	1	clkos2 reference bypass; 1'b1 refclk -> clkos2	R/W
lmmi_bypassd	19[3]	1	clkos3 reference bypass; 1'b1 refclk -> clkos3	R/W
lmmi_bypass	19[4]	1	clkos4 reference bypass; 1'b1 refclk -> clkos4	R/W

Register Name	Register Addr (HEX)	Size (Bit)	Description	User Access
lmmi_bypassf	19[5]	1	clkos5 reference bypass; 1'b1 refclk -> clkos5	R/W
lmmi_bypassphy	19[6]	1	clkphy reference bypass; 1'b1 refclk -> clkphy	R/W
lmmi_bypassclk7	19[7]	1	clkphy reference bypass; 1'b1 refclk -> clk7 *Test feature	RO
lmmi_enable_sync	19[8]	1	1'b1 enable output(s) sync with clkop	R/W
lmmi_mfgout1[2:0]	19[11:9]	3	Selections for pll_mfgout1	RO
lmmi_mfgout2[2:0]	19[14:12]	3	Selections for pll_mfgout2	RO
lmmi_reserved4	19[15]	1	LMMI reserved bit	RO

Note:

1. The dynamic programming through PLL LMMI operation is done in user mode. You can control the dynamic configuration without the assistance of the PLL module IP GUI.
2. There are many LMMI register bits can affect the PLL close loop, i.e reference clock selection, feedback clock selection, feedback mode selection (internal/external), reference clock divider, feedback clock divider, output divider, and bandwidth settings. Any change to these LMMI register bits can cause the PLL to lose lock and fail to produce the expected outputs.
3. It is recommended to perform the checks and optimizations using the PLL Module IP GUI before making any dynamic programming to the LMMI register bits.

4.3. Example 1: Dynamic Reconfigure Output Frequency

This example shows the reconfiguration of the PLL output frequency using PLL LMMI operation. The LMMI bus first read the lmmi_divb[7:0] of clkos2 at offset address 0x12, then overwrite the default value 0x63 to new value 0xC7 to change the output frequency from 25 MHz to 12.5 MHz when the VCO frequency is 2500 MHz.




Figure 4.1. Example of PLL Output Frequency Reconfiguration Using PLL LMMI Operation

4.4. Example 2: Post-Divider Phase Shift

This example shows the implementation of the post-divider 90-degree phase shift (lagging) using PLL LMMI operation. The LMMI bus first read the lmmi_delf[7:0] of clkos5 at offset address 0x16, then overwrite the default value 0x63 to new value 0x7C, initiate a divider phase shift on the falling edge of phaseloadreg.




Figure 4.2. Example of Overwriting the Default Value to New Value




Figure 4.3. Example of Post Divider 90 Degree Phase Shift (Lagging) Implementation Using PLL LMMI Operation

$$\begin{aligned}
 \text{Post-divisor phase shift} &= (lmmi_delf - lmmi_divf) / (lmmi_divf + 1) * 360 \text{ degree} \\
 &= (124 - 99) / (99 + 1) * 360 \text{ degree} \\
 &= 90 \text{ degrees}
 \end{aligned}$$

References

- [Lattice Avant Platform - Overview \(FPGA-DS-02112\)](#)
- [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#)
- [Lattice Avant Embedded Memory User Guide \(FPGA-TN-02289\)](#)
- [Lattice Avant Multi-Boot User Guide \(FPGA-TN-02314\)](#)
- [Lattice Avant sysCONFIG User Guide \(FPGA-TN-02299\)](#)
- [Lattice Avant sysDSP User Guide \(FPGA-TN-02293\)](#)
- [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#)
- [Sub-LVDS Signaling Using Lattice Devices \(FPGA-TN-02028\)](#)
- [Avant-E web page](#)
- [Avant-G web page](#)
- [Avant-X web page](#)
- [IP and Reference Designs for Avant-E web page](#)
- [Development Kits and Boards for Avant-E web page](#)
- [Lattice Radiant Software web page](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Revision 0.85, June 2024

Section	Change Summary
All	Minor editorial fixes.
Lattice Avant Clock	<ul style="list-style-type: none"> Updated the table header of Table 2.1 from <i>Number of Dedicated Clock Pins for Lattice Avant Devices</i> to <i>Maximum Number of Dedicated Clock Pins for Lattice Avant Devices</i>. Updated the dedicated clock pins of LAV-AT-E/G/X30, LAV-AT-E/G/X50, and LAV-AT-E/G/X70 under Table 2.1. Maximum Number of Dedicated Clock Pins for Lattice Avant Devices. Updated the following under Table 2.2. Global Clock Sources. <ul style="list-style-type: none"> Updated the clock input pins of LAV-AT-E/G/X30 and LAV-AT-E/G/X50. Updated the PLL output PLL12(WRIO) to <i>clkop</i>, <i>clkos</i>, <i>clkos2</i>, <i>clkos3</i>. Updated the clock input pins of LAV-AT-E/G/X30 and LAV-AT-E/G/X50 under Table 2.3. High-Performance I/O (HPIO) Regional Clock Sources. Updated the clock input pins of LAV-AT-E/G/X30 and LAV-AT-E/G/X50 under Table 2.5. Edge Clock Sources. Updated Figure 2.11. Edge Clock Sources Bridged to Multiple Banks. Removed the statement, <i>To enable isolation of noise from the FPGA fabric to the ECLK networks, the ECLK network is powered by a dedicated VCCHP power domain</i>, in the Edge Clock Network (ECLK) subsection.

Revision 0.84, April 2024

Section	Change Summary
Lattice Avant Clocks	<ul style="list-style-type: none"> Removed CLKOS4 and CLKOS5 as the Global Clock sources in the Global Clock Sources subsection. Updated the description for MOVE port in Table 2.11. DLLDELA Component Port Definition.
sysCLOCK PLL	<ul style="list-style-type: none"> Updated the values and description for LOSS_LOCK_DETECTION in Table 3.4. PLL Component Attribute. Removed the PHASELOADREG signal in the following sections: <ul style="list-style-type: none"> PHASESEL Input PHASEDIR Input Dynamic Phase Adjustment Updated the PHASELOADREG Input section. Updated the Divider Phase Shift section. Removed PHASEDIR and PHASESEL signals from Figure 3.6. Divider Phase Shift Timing Diagram.
References	Updated references.
Technical Support Assistance	Updated links.

Revision 0.83, December 2023

Section	Change Summary
All	<ul style="list-style-type: none"> Added support for Lattice Avant-AT-G and Lattice Avant-AT-X devices. Renamed Lattice Avant devices as follows: <ul style="list-style-type: none"> Changed from Avant-AT-200E/G/X to LAV-AT-E/G/X30. Changed from Avant-AT-300E/G/X to LAV-AT-E/G/X50. Changed from Avant-AT-500E/G/X to LAV-AT-E/G/X70. Updated the document for inclusive language.
Disclaimers	Updated disclaimers.
Inclusive Language	Added this section.
Introduction	<p>Updated Table 1.1. Number of PLLs, Edge Clocks, and Clock Synchronizers and Dividers.</p> <ul style="list-style-type: none"> Added Lattice Avant-AT-G and Lattice Avant-AT-X devices.

Section	Change Summary
	<ul style="list-style-type: none"> Changed number of PLLs for LAV-AT-E/G/X30, LAV-AT-E/G/X50, and LAV-AT-E/G/X70 devices. Added number of SerDes RX/TX clocks and mentioned that the SerDes RX/TX clocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices.
Lattice Avant Clocks	<ul style="list-style-type: none"> Updated the following figures to indicate SerDes and PCIe blocks and changed LC to SLC: <ul style="list-style-type: none"> Figure 2.1. Clock Regions (LAV-AT-E/G/X70 Devices) Figure 2.2. Clock Regions (LAV-AT-E/G/X50 Devices) Figure 2.3. Clock Regions (LAV-AT-E/G/X30 Devices) Figure 2.4. High-Level View of Clock Networks and Elements (LAV-AT-E/G/X70 Devices) Figure 2.7. Multi-Region Clock Formations Updated the description for RCLK network, ECLK network, and RGMUX clock multiplexer in the Lattice Avant Clock Networks and Elements section. Updated PLL outputs in the Global Clock Sources section. Added SerDes in Table 2.2. Global Clock Sources. Updated Figure 2.5. Global Clock Routing Architecture for LAV-AT-E/G/X70 Devices to indicate SerDes and PCIe blocks. Updated description in the Regional Clock Network (RCLK) section. Mentioned that SerDes clocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices, and removed CLKOPHY from PLL (HPIO) outputs in the Regional Clock Sources section. Added a note to mention that SerDes clocks are available only in Lattice Avant-AT-G and Lattice Avant-AT-X devices in Table 2.3. High-Performance I/O (HPIO) Regional Clock Sources. Changed CIBCLK to Fabric_CLK in the Edge Clock Sources section, including Table 2.5. Edge Clock Sources. In the Edge Clock Synchronizer and Divider (ECLKSYNCA and ECLKDIVA) section, changed <i>ECLKSYNC</i> and <i>ECLKDIV</i> to <i>ECLKSYNCA</i> and <i>ECLKDIVA</i>. Updated description for LOAD, MOVE, and DIRECTION ports in Table 2.11. DLLDELA Component Port Definition. Updated description for DEL_ADJ in Table 2.12. DLLDELA Component Attribute Definition. Updated Figure 2.32. OSCE Component Symbol and Table 2.16. OSCE Component Port Definition in the OSCE Component Definition section. Changed CIB to Fabric in Figure 2.33. Gated Clock to the Primary Clock Routing.
sysCLOCK PLL	<ul style="list-style-type: none"> Updated the description in the sysCLOCK PLL Overview section. Provided data sheet reference to signal timing values in the following sections: <ul style="list-style-type: none"> RST Input PHASESEL Input PHASEDIR Input PHASESTEP Input PHASELOADREG Input Dynamic Phase Adjustment Updated the following diagrams: <ul style="list-style-type: none"> Figure 3.4. RST Input Timing Diagram Figure 3.5. PLL Phase Shifting Using the PHASESTEP Signal Figure 3.6. Divider Phase Shift Timing Diagram Changed <i>Number of PLLs (WRIO)</i> for LAV-AT-E/G/X30 to 2 in Table 3.1. General Purpose PLLs (GPLLs). Changed <i>CIBCLKs</i> to <i>Fabric_CLKs</i> and updated table header in Table 3.2. PLL Input Sources, Feedback Sources, and Output Clocks. Changed <i>CIB</i> to <i>Fabric</i> in Table 3.3. PLL Component Port Definition. Changed <i>CIB</i> to <i>Fabric</i>, and updated description for FAST_LOCK, LOSS_LOCK_DETECTION, and CONFIG_WAIT_FOR_LOCK in Table 3.4. PLL Component Attribute. Mentioned that an external reset is required after switching the CLKI input in the PLLREFCSA Component Definition section. Updated CLKFB signal and feedback clock sources in the CLKFB Input section. Updated the TBD values in the following sections: <ul style="list-style-type: none"> RST Input

Section	Change Summary
	<ul style="list-style-type: none"> • PHASESEL Input • PHASEDIR Input • PHASESTEP Input • PHASELOADREG Input • Dynamic Phase Adjustment • Applied heading format to Dynamic Phase Adjustment section. • Updated the example in the VCO Phase Shift section. • Corrected the equation in the Fractional-N Synthesis Operation section. • Corrected table numbering.
PLL LMMI Operation	Added this section.
References	Added this section.

Revision 0.82, November 2022

Section	Change Summary
All	<ul style="list-style-type: none"> • Updated the document to provide detailed information on Lattice Avant-E features only. • Changed internal terminology to <i>Fabric</i> or <i>Fabric_CLK</i>. • Changed HPPLL to PLL (HPIO) and WRPLL to PLL (WRIO).
Introduction	Changed values in and removed parameters from Table 1.1. Number of PLLs, Edge Clocks, and Clock Synchronizers and Dividers
Lattice Avant Clocks	<ul style="list-style-type: none"> • Updated the clock region figures to show Lattice Avant-E features only. • Updated list in the Global Clock Sources section. • Updated device densities in Table 2.2. Global Clock Sources. • Added Figure 2.10. ECLKSYNCDIV. • Changed sections to DLLDELA Component Definition, DLLDELA Usage in VHDL, and DLLDELA Usage in Verilog. Updated codes. • Updated section to Internal Oscillator (OSCE/OSCC).
sysCLOCK PLL	<ul style="list-style-type: none"> • Updated Figure 3.1. Lattice Avant PLL Block Diagram. • Added CONFIG_WAIT_FOR_LOCK in Table 3.3. PLL Component Port Definition. • General update to LOCK Output section. • General update to Fractional-N Synthesis Operation section. • Removed Center Spread Profile figure.

Revision 0.81, September 2022

Section	Change Summary
sysCLOCK PLL	<p>Updated the VCO Phase Shift section.</p> <ul style="list-style-type: none"> • Modified statement to The PHASESTEP signal is latched in on the rising edge. • Replaced Figure 3.5. PLL Phase Shifting Using the PHASESTEP Signal and updated example. • Replaced Figure 3.6. Divider Phase Shift Timing Diagram.

Revision 0.80, May 2022

Section	Change Summary
All	Preliminary release.



www.latticesemi.com