



Lattice Avant Hardware Checklist

Preliminary Technical Note

FPGA-TN-02317-0.81

November 2023

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Contents.....	3
Acronyms in This Document.....	5
1. Introduction.....	6
2. Power Supplies.....	7
2.1. Power Noise.....	8
2.2. Power Source.....	8
3. Power Supply Filtering.....	9
3.1. Recommended Power Filtering Groups and Components.....	9
3.2. Ground Pins.....	10
3.3. Unused Banks (V_{CCIOx}).....	10
3.4. Unused SerDes Quads ¹ (V_{CCH_MPQx} and V_{CCA_MPQx}).....	10
3.5. Clock Oscillator Supply Filtering.....	11
4. Power.....	12
4.1. Power Sequencing.....	12
4.2. Power Estimation.....	12
5. Component Selection.....	13
5.1. Ferrite Bead Selection.....	13
5.2. Capacitor Selection.....	13
5.2.1. Capacitor Dielectric.....	13
5.2.2. Voltage Rating.....	13
5.2.3. Size.....	13
5.2.4. Mounting Location.....	13
6. Clock Inputs.....	14
7. Configuration Considerations.....	15
7.1. JTAG.....	15
7.2. SPI Configuration.....	15
7.3. Configuration Pins per Programming Mode.....	16
8. I/O Pin Assignments.....	17
8.1. Early I/O Release.....	17
8.2. Series Termination Resistors.....	17
8.3. Simultaneous Switching Outputs (SSO) Noise.....	17
9. Functional Blocks Rule-Based Pinout Considerations.....	18
9.1. LVDS, MIPI, and Differential Pair Assignments.....	18
9.2. HSUL and SSTL Pin Assignments.....	18
9.3. LVSTL I, LVSTL II, and Other I/O Standards Termination Impedance Rext Resistor.....	18
9.4. SerDes Pin Considerations.....	18
10. Checklist.....	19
References.....	22
Technical Support Assistance.....	23
Revision History.....	24

Figures

Figure 3.1. Clock Oscillator Bypassing.....	11
Figure 6.1. PCB Dual Footprint Supporting HCSL and LVDS Oscillators	14

Tables

Table 2.1. Supply Rails	7
Table 3.1. Recommended Power Filtering Groups and Components.....	9
Table 5.1. Recommended Capacitor Sizes	13
Table 7.1. JTAG Pin Recommendations	15
Table 7.2. Pull-up/Pull-down Recommendations for Configuration Pins	15
Table 7.3. Configuration Pins Needed per Programming Mode.....	16
Table 10.1. Hardware Checklist	19

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
AC	Alternating Current
BGA	Ball Grid Array
DC	Direct Current
DLL	Delay-Locked Loop
DDR	Double Data Rate
ESR	Equivalent Series Resistance
FPGA	Field-Programmable Gate Array
HCSL	High-Speed Current Steering Logic
HSUL	High-Speed Unterminated Logic
I/O	Input/Output
JTAG	Joint Test Action Group
LPDDR	Low-Power Double Data Rate memory
LVDS	Low-Voltage Differential Signaling
LVSTL	Low-Voltage Swing Terminated Logic
MIPI	Mobile Industry Processor Interface
PCB	Printed Circuit Board
PLL	Phase-Locked Loop
SSTL	Stub Series-Terminated Logic
SerDes	Serializer/Deserializer

1. Introduction

When designing complex hardware using the Lattice Avant™ device, the user must pay special attention to critical hardware configuration requirements. This technical note steps through these critical hardware implementation items relative to the Avant device. The document does not provide detailed step-by-step instructions but gives a high-level summary checklist to assist in the design process.

Avant platform comprises of three FPGA variants:

- Avant-E – This variant has Wide Range I/O, High Speed I/O.
- Avant-G – This variant has Wide Range I/O, High Speed I/O, PCIe, Ethernet.
- Avant-X – This variant has Wide Range I/O, High Speed I/O, PCIe, Ethernet, SerDes Channels, DDR5.

The device family consists of FPGA densities ranging from 196k to 477k Logic Cells. This technical note assumes that the reader is familiar with the Avant device features as described in the [Lattice Avant Platform - Overview Data Sheet \(FPGA-DS-02107\)](#) and [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#). The data sheet includes the functional specification for the device. Topics covered in the data sheet include but are not limited to the following:

- High-level functional overview
- Pinouts and packaging information
- Signal descriptions
- Device-specific information about peripherals and registers
- Electrical specifications

The critical hardware areas covered in this technical note are listed below. Refer to the [Lattice Avant Platform - Overview Data Sheet \(FPGA-DS-02107\)](#) and [Lattice Avant Platform – Specifications Data Sheet \(FPGA-DS-02112\)](#) for details.

- Power supplies as they relate to the Avant power supply rails and how to connect them to the PCB and the associated system.
- Configuration mode selection for proper power-up behavior
- Device I/O interface and critical signals

Important: Refer to the following documents for detailed recommendations.

- [Lattice Avant sysCONFIG User Guide \(FPGA-TN-02299\)](#)
- [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#)
- [Lattice Avant sysCLOCK PLL Design and User Guide \(FPGA-TN-02298\)](#)
- [Lattice Avant Embedded Memory User Guide \(FPGA-TN-02289\)](#)
- [Lattice Avant High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#)
- [Lattice Avant sysDSP User Guide \(FPGA-TN-02293\)](#)
- [Thermal Management \(FPGA-TN-02044\)](#)
- [Electrical Recommendations for Lattice SerDes \(FPGA-TN-02077\)](#)
- [High-Speed PCB Design Considerations \(FPGA-TN-02148\)](#)
- [Power Decoupling and Bypass Filtering for Programmable Devices \(FPGA-TN-02150\)](#)
- [LatticeSC™ SerDes Jitter \(TN1084\)](#)
- HSPICE SerDes simulation package (available under NDA, contact the license administrator at lic_admin@latticesemi.com)
- [Lattice Avant-E Pinout \(FPGA-SC-02037\)](#)

2. Power Supplies

At power up the V_{CC} , V_{CCAUX} , V_{CCIO1} , and V_{CCIO2} power supplies are monitored to determine when the Avant should de-assert its internal Power-On Reset state and enter Power Good condition, which starts device initialization and configuration. These supplies should come up monotonically. Other supplies are not monitored during power-up but need to be at valid and stable level before the device configuration is complete.

Table 2.1 describes the power supplies and the appropriate voltage levels for each supply.

Table 2.1. Supply Rails

Supply Rail	Voltage (Nominal Value) ¹	Description
V_{SS}	—	Ground for internal FPGA logic and I/O
V_{CC}	0.82 V	FPGA core power supply. Required for Power Good condition.
V_{CCCLK}	0.82 V	Power supply for clock tree.
V_{CCHP}	0.82 V	Power supply for high-speed logic, mainly in the HPIO sectors.
V_{CCJB} ³	0.82 V or Ground (See Description)	Power supply for JTAG Boundary Scan logic. Connect all VCCJB pins to 0.82 V rail to enable Boundary Scan (BSCAN) shift chain functionality, including SAMPLE, EXTEST, etc. Connect these pins to Ground to reduce static power consumption when BSCAN functionality is not required or no longer required. These pins should not be floated.
V_{CCA_PLLx}	0.82 V	Power supply for PLL blocks. x = Specific PLL number.
V_{CCAUX}	1.8 V	Auxiliary power supply. Used for generating stable drive current for the I/O. Required for Power Good condition.
V_{CCAUXA}	1.8 V	Auxiliary power supply for internal analog circuitry.
V_{CC_BAT}	1.5 V	Optional power supply to allow a battery to preserve the volatile configuration battery backed RAM (BBRAM) when the other DC supplies are absent.
$V_{CCIO[14:0]}$ ²	Wide Voltage Range Banks 0, 1, 2, 12, 13, and 14: 1.2 V, 1.8 V, 2.5 V, 3.3 V. High-Performance Banks 3 – 11: 0.9 V, 1.0 V, 1.1 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V.	Bank I/O Driver Supply Voltage. Each bank has its own V_{CCIO} supply. V_{CCIO1} and V_{CCIO2} have pins used for device configuration and are required for Power Good condition.
V_{CCA_MPQx} ⁴	0.80 V For data rate \leq 16Gbps 0.90 V For data rate $>$ 16Gbps	Power supply for the SerDes Blocks' analog circuitry. Voltage depends on data rate speed. X = 0, 1, 2, 3, 4, 5, 6
V_{CCH_MPQx} ⁴	1.5 V For data rate \leq 16Gbps 1.8 V For data rate $>$ 16Gbps	Power supply for the SerDes Blocks' digital circuitry. Voltage depends on data rate speed. X = 0, 1, 2, 3, 4, 5, 6

Note:

1. The Avant FPGA device has a power-on-reset state machine that depends on several power supplies. These supplies should come up monotonically. Initialization of the device does not proceed until all monitored power supplies reach minimum operating voltages.
2. If VCCIO is set to 1.8 V, they must come from the same power supply as VCCAUX.
3. Available on Avant-E only.
4. Available on Avant-G/X only.

2.1. Power Noise

The power rail voltages of the FPGA allow for a worst-case normal operating tolerance of $\pm 3\%$ of the nominal voltages, with the exception of V_{CC_BAT} rail which allows 1.0 V to 1.55 V operation. The 3% tolerance includes any noises.

2.2. Power Source

It is recommended that the designed voltage regulators are accurate to within 2% of the optimum voltage to allow power noise design margin.

When calculating the voltage regulator total tolerance, include:

- Regulator voltage reference tolerance
- Regulator line tolerance
- Regulator load tolerance
- Tolerances of any resistors connected to regulator's feedback pin which sets regulator's output voltage
- Expected voltage drops due to power filtering ferrite bead's ESR * expected current draw
- Expected voltage drops due to current measuring resistor's ESR * expected current draw

With 2% tolerance allocated to the voltage source, the design has a remaining 1% tolerance for noise and layout related issues. The lower voltage rails (< 1.2 V) are especially sensitive to noise (for the 0.82 V rail every 8.2 mV is 1% of the rail voltage).

For SerDes power rails, it is recommended to target a maximum 0.5% peak noise. For PLLs, target less than 0.25% peak noise.

3. Power Supply Filtering

Providing a quiet filtered supply is important for all rails and critical for the analog rails. Supplies should be decoupled with adequate power filters. Bypass capacitors must be located close to the device package pins with very short traces to keep inductance low.

For the best performance, use careful pin assignments to keep noisy I/O pins away from sensitive functional pins. The leading causes of PCB related crosstalk to sensitive blocks are related to FPGA outputs located in close proximity to the sensitive power supplies. These supplies require cautious board layout to ensure noise immunity to the switching noise generated by FPGA outputs. Guidelines are provided to build quiet filtered supplies for the analog supplies; however, robust PCB layout is required to ensure that noise does not infiltrate into these analog supplies.

It is critical to have very low-noise highly filtered supplies for the Avant SerDes and PLLs.

3.1. Recommended Power Filtering Groups and Components

Table 3.1. Recommended Power Filtering Groups and Components

Power Input	Recommended Filter	Notes
V _{CC}	22 μF x 2 + 10 μF x 3 + 100 nF per pin	Core and clock logic. High current rail, source using switching regulator. 0.82 V
V _{CCCLK}	120 Ω FB (ESR ≤ 0.1 Ω) + 10 μF x 3 + 100 nF per pin	Power supply for clock tree. Can be sourced by switching regulator. 0.82 V
V _{CCHP}	120 Ω FB (ESR ≤ 0.01 Ω) + 10 μF x 3 + 100 nF per pin	Sensitive power supply for high-speed logic in the HPIO sectors. Use LDO regulator for low noise. 0.82 V
V _{CCJB} ¹	10 μF + 100 nF per pin	Power supply for JTAG Boundary Scan logic. Connect all VCCJB pins to 0.82 V rail to enable Boundary Scan (BSCAN) shift chain functionality, including SAMPLE, EXTEST, etc. Connect these pins to Ground to reduce static power consumption when BSCAN functionality is not required or no longer required. Designs that permanently ground these pins can omit filtering capacitors for these pins. These pins should not be floated. 0.82 V or Ground (See above description)
V _{CCA_PLLX}	600 Ω FB (ESR ≤ 0.4 Ω) + 1.0 μF + 100 nF	Sensitive power supply for PLL blocks. Low current, use LDO regulator for low noise. Separate FB + Capacitor filter for each V _{CCA_PLLX} . 0.82 V
V _{CCAUX}	120 Ω FB (ESR ≤ 0.1 Ω) + 10 μF x 2 + 100 nF per pin	Auxiliary power supply for internal analog circuitry. 1.8 V
V _{CCAUXA}	120 Ω FB (ESR ≤ 0.1 Ω) + 10 μF + 100 nF per pin	Sensitive Auxiliary power supply for internal analog circuitry. This rail must not be combined with V _{CCAUX} . 1.8 V
V _{CC_BAT}	10 μF + 100 nF	Optional power supply to allow a battery to preserve the volatile configuration RAM

		(BDRAM) when other DC supplies are absent. If not used the rail pin may be left unconnected. 1.5 V
V_{CCIOx}	10 μ F + 100 nF per pin	Power supply for I/O banks. x = Specific Bank number. Unused banks can remove the 10 μ F. Banks with lots of outputs ($\sim > 15$) or large capacitive loading should replace the 10 μ F with a 22 μ F (or add a second 10 μ F). Wide-Range Banks: $x = 0, 1, 2, 12, 13$, and 14 supported V_{CCIOx} voltages: 1.2 V, 1.8 V, 2.5 V, or 3.3 V. High-Performance Banks: $x = 3 - 11$ supported V_{CCIOx} voltages: 0.9 V, 1.0 V, 1.1 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V.
$V_{CCA_MPQx}^2$	0.80 V For data rate ≤ 16 Gbps 0.90 V For data rate > 16 Gbps 120 Ω FB + 10 μ F x 2 + 100 nF per pin	Power supply for the SerDes Blocks' analog circuitry. Voltage depends on data rate speed. $X = 0, 1, 2, 3, 4, 5, 6$ Separate FB + Capacitor filter for each V_{CCA_MPQx} .
$V_{CCH_MPQx}^2$	1.5 V For data rate ≤ 16 Gbps 1.8 V For data rate > 16 Gbps 120 Ω FB + 10 μ F + 100 nF per pin	Power supply for the SerDes Blocks' digital circuitry. Voltage depends on data rate speed. $X = 0, 1, 2, 3, 4, 5, 6$ Separate FB + Capacitor filter for each V_{CCH_MPQx} .

Note:

1. Available on Avant-E only.
2. Available on Avant-G/X only.

3.2. Ground Pins

All ground pins (VSS and VSSR) need to be connected to the board's ground plane.

3.3. Unused Banks (V_{CCIOx})

Connect unused V_{CCIOx} pins to a power rail. Do not leave them open.
Recommend bypassing unused rail pin with a 100 nF.

3.4. Unused SerDes Quads¹ (V_{CCH_MPQx} and V_{CCA_MPQx})

Unused SerDes Quad's should connect to ground the following pins:

- Power pins V_{CCH_MPQx} and V_{CCA_MPQx}
- Differential Input Pairs $MPQx_RXP/N$
- Clock reference pins $MPQx_REFCLKP/N$
- External Reference Resistor Input $REXT_MPQx$

Note:

1. Available on Avant-G/X only.

3.5. Clock Oscillator Supply Filtering

When providing an external reference clock to the FPGA from a single-ended or differential clock oscillator, proper power supply isolation and decoupling of the clock oscillator is recommended. A typical bypassing circuit is shown in [Figure 3.1](#).




Figure 3.1. Clock Oscillator Bypassing

4. Power

4.1. Power Sequencing

The only power up sequencing required for the Avant device is any VCCIOs set to 1.8 V must come up with VCCAUX. This is easily met by using the same power source for both VCCIOs set to 1.8 V and VCCAUX.

Note: Power supplies V_{CC} , V_{CCAUX} , V_{CCIO1} , and V_{CCIO2} are monitored by an internal Power-On-Reset (POR) circuit to determine the Avant's internal Power Good condition during power-up.

4.2. Power Estimation

Once the Avant device density, package, and logic implementation are decided, power estimation for the system environment should be determined based on the Power Calculator provided as part of the Lattice Radiant™ design tool. When estimating power, the designer should keep two goals in mind:

- Power supply budgeting should be based on the maximum of the power-up in-rush current, configuration current, and maximum DC and AC current for the given system environmental conditions.
- The ability for the system environment and Avant device packaging to be able to support the specified maximum operating junction temperature.

By determining these two criteria, the Avant device power requirements can be taken into consideration early in the design phase.

5. Component Selection

5.1. Ferrite Bead Selection

- Most designs work well using ferrite beads between 120 Ω @100 MHz and 240 Ω @100 MHz.
- Ferrite bead induced noise voltage from ESR * CURRENT should be < 0.5% of rail voltage for non-analog rails and < 0.25% for sensitive rails.
- Non-PLL rails should use ferrite beads with ESR between 0.01 Ω and 0.10 Ω depending on current load.
- PLL rails draw low current, which allow ferrite beads with ESR \leq 0.40 Ω .
- Small package size ferrite beads have higher ESR than large package size ferrite beads of same impedance.
- High impedance ferrite beads have higher ESR than low impedance ferrite beads in the same package size.

5.2. Capacitor Selection

When specifying components, choose good quality ceramic capacitors in small packages, and place them as close to the clock oscillator supply pins as practically possible. *Good quality* capacitors for bypassing generally meet the following requirements:

5.2.1. Capacitor Dielectric

Use dielectrics such as X5R, X7R, and similar which have good capacitance tolerance ($\leq \pm 20\%$) over temperature range. Avoid Y5V, Z5U, and similarly poor capacitance-controlled dielectrics.

5.2.2. Voltage Rating

Capacitor working capacitance decreases non-linearly with higher voltage bias. To maintain capacitance, the capacitor voltage rating should target at least 80% higher than the voltage rail (maximum). Example: 3.3 V rail bypass capacitors should use the commonly available 6.3 V rating as a minimum.

5.2.3. Size

Smaller body capacitors have lower inductance, work to higher frequencies, and improve board layout. For a given voltage rating, smaller body capacitors tend to cost more than larger body capacitors. Optimizing between market pricing and size related inductance, the following capacitor sizes are recommended:

Table 5.1. Recommended Capacitor Sizes

Capacitance	Size Preferred	Size Next Best
0.1 μ F	0201	0402
1.0 μ F, 2.2 μ F	0402	0201
4.7 μ F	0402	0603
10 μ F	0402	0603
22 μ F	0805	0603

5.2.4. Mounting Location

Keep the 0.1 μ F capacitors close the Avant FPGA's associated power rail pins. Selecting 0201 size 0.1 μ F capacitors allows them to fit on the opposite side of the PCB from the Avant FPGA between ball pad via holes.

6. Clock Inputs

The Avant device provides certain pins for use as clock inputs in each I/O bank. These pins are shared and can alternately be used for General Purpose I/O.

When these pins are used for clocking purpose, you need to pay attention to minimize signal noise on these pins. Refer to [Lattice Avant High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#).

These shared clock input pins can be found under the Dual Function column of the pinlist .csv file.

High-speed differential interfaces (such as MIPI) being received by the FPGA must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).

When providing an external reference clock to the FPGA, ensure that the oscillator's output voltage to the FPGA does not exceed the bank's voltage. For banks with V_{CCIO} voltage of 1.5 V and lower, it is recommended to use an HCSL oscillator to keep the clock voltage less than or equal to the bank's V_{CCIO} . An LVDS oscillator can also be used if AC coupled and then DC biased at half the V_{CCIO} voltage. An example of a dual footprint design supporting HCSL and LVDS shown in [Figure 6.1](#).




Figure 6.1. PCB Dual Footprint Supporting HCSL and LVDS Oscillators

7. Configuration Considerations

7.1. JTAG

The Avant device includes provisions to configure the FPGA through the JTAG interface or several modes utilizing the sysCONFIG port. The JTAG port includes a 4-pin interface that requires PCB considerations, as shown in [Table 7.1](#).

Table 7.1. JTAG Pin Recommendations

JTAG Pin	PCB Recommendation
CFGMODE	10 kΩ pull-down to GND to enable JTAG Configuration
TCK	2.2 kΩ pull-down to GND
TMS	10 kΩ pull-up to V _{CCIO2}
TDI	10 kΩ pull-up to V _{CCIO2}
TDO	10 kΩ pull-up to V _{CCIO2}

The JTAG port enables debugging in the final system. Every PCB is recommended to have easy access to FPGA JTAG pins, even if the primary configuration interface is not using the JTAG port. For best results, route the TCK, TMS, TDI, TDO, and CFGMODE signals to a common test header along with V_{CCIO2} and ground. Adding signals PROGRAMN and DONE increase debug usability.

7.2. SPI Configuration

The Avant device includes provisions to configure the FPGA through Master and Slave Serial Peripheral Interface (SPI) ports. The pins listed in [Table 7.2](#) have internal weak pull resistors, pull-up resistors to the appropriate bank V_{CCIO} and pull-down to board ground. It is recommended to provide external pull resistors as indicated in the table.

Table 7.2. Pull-up/Pull-down Recommendations for Configuration Pins

Pin	PCB Connection
PROGRAMN	4.7 kΩ pull-up to V _{CCIO2}
INITN	10 kΩ pull-up to V _{CCIO2}
DONE	10 kΩ pull-up to V _{CCIO2}
CFGMODE	10 kΩ pull-up to V _{CCIO2} for MSPI Configuration 10 kΩ pull-down to GND for SSPI or JTAG Configuration
MCSN	4.7 kΩ pull-up to V _{CCIO1}
MCLK	1.0 kΩ pull-down to GND (Not installed by default) 1.0 kΩ pull-up to V _{CCIO1} (Not installed by default)
MDQ0/MOSI	10 kΩ pull-up to V _{CCIO1} (Not installed by default)
MDQ1/MISO	10 kΩ pull-up to V _{CCIO1} (Not installed by default)
MDQ2 - MDQ7	10 kΩ pull-up to V _{CCIO1} (Not installed by default)
MDS	MSPI Octal Mode Data Strobe, 10 kΩ pull-down to GND (Not installed by default)
SCSN	4.7 kΩ pull-up to V _{CCIO1}
SCLK	1.0 kΩ pull-down to GND (Not installed by default) 1.0 kΩ pull-up to V _{CCIO2} (Not installed by default)
SDQ0/MOSI	10 kΩ pull-up to V _{CCIO2} (Not installed by default)
SDQ1/MISO	10 kΩ pull-up to V _{CCIO2} (Not installed by default)
SDQ2 - SDQ7	10 kΩ pull-up to V _{CCIO2} (Not installed by default)
SDS	SSPI Octal Mode Data Strobe, 10 kΩ pull-down to GND (Not installed by default)

7.3. Configuration Pins per Programming Mode

Table 7.3 lists the signal pins required for each configuration-programming mode.

Table 7.3. Configuration Pins Needed per Programming Mode

Configuration Mode	Bank	Enablement	Clock		Bus Size	Pins
			Pin	I/O		
JTAG ¹	2	CFGMODE pin Low	TCLK	Input	1	TCK, TMS, TDI, TDO
MSPI	1	CFGMODE pin High	MCLK	Output	1	MCLK, MCSN, MOSI, MISO
					2	MCLK, MCSN, MD0, MD1
					4	MCLK, MCSN, MD0, MD1, MD2, MD3
					8	MCLK, MCSN, MDS, MD0, MD1, MD2, MD3, MD4, MD5, MD6, MD7
SSPI	1	CFGMODE pin Low	SCLK	Input	1	SCLK, SCSN, SI, SO
					2	SCLK, SCSN, SD0, SD1
					4	SCLK, SCSN, SD0, SD1, SD2, SD3
					8	SCLK, SCSN, SDS, SD0, SD1, SD2, SD3, SD4, SD5, SD6, SD7

Note:

- JTAG port takes precedence over SSPI.

8. I/O Pin Assignments

Crosstalk coupling is reduced in the Avant device packages. The PCB board, however, can cause significant noise injection from adjacent I/O pins and PCB traces running close together in parallel for long distances. For the best jitter performance choose pin assignments that keep noisy I/O pins away from sensitive power rails (ex. PLL & SerDes power pins). Simulate any suspicious traces using a PCB crosstalk/Signal Integrity simulation tool to determine if a particular layout needs to be improved.

PCB layout design and breakout suggestions are outlined in [PCB Layout Recommendations for BGA Packages \(FPGA-TN-02024\)](#).

It is common practice for designers to select pinouts for their system early in the design cycle. For the FPGA designer, this requires a detailed knowledge of the targeted FPGA device. Designers often use a spreadsheet program to initially capture the list of the design I/O. Lattice Semiconductor provides detailed pinout information that can be downloaded from the Lattice Semiconductor website in .csv format for designers to use as a resource to create pinout information. For example, by navigating to the pinout.csv file, you can gather the details for all the different package offerings of the device in the family, including I/O banking, differential pairing, Dual Function of the pins, and input and output details.

8.1. Early I/O Release

The Avant device supports an Early I/O Release feature, which allows the I/Os to assume user-defined drive states at the beginning of bitstream processing. The Early I/O Release feature releases the I/O after processing the I/O configuration which is located near the head of the bitstream data. Once data is programmed in the left/right Memory Interface Block (MIB) the I/O is released to a predefined state. This feature is enabled by setting the EARLY_IO_RELEASE preferences to ON in the Lattice Radiant Device Constraint Editor.

8.2. Series Termination Resistors

When using series termination resistors locate the resistors close to the transmitting pin. Start with a value of 22 Ω to give first pass reasonably good signal integrity for point-to-point connections. Optimum resistance value depends on PCB etch impedance and selected output drive strength selected. It is recommended to test prototype boards with Oscilloscope and optimize the series termination resistance of critical signals for best signal integrity.

8.3. Simultaneous Switching Outputs (SSO) Noise

When a bank has many outputs that switch all at the same time there can be generated internal SSO noise which if too large can cause unreliable operation. It is recommended that user verify their designs using the Lattice Simultaneous Switching Output (SSO) calculator tool.

To reduce SSO noise:

- Have less I/Os in a bank switch at the same time (stagger output switching into smaller groups).
- Reduce output current drive on the switching I/Os (ex. configure for 4 mA instead of 8 mA).
- Split up a large group of I/Os across multiple banks instead of all in the same bank.
- Add virtual ground pins to the bank.
Connect an I/O to ground on the PCB and program the I/O to output a low at maximum output current.
- Add virtual VCCIO pins to the bank.
Connect an I/O to the bank's VCCIO rail on the PCB and program the I/O to output a high at maximum output current.

9. Functional Blocks Rule-Based Pinout Considerations

The Avant family of devices supports many applications with high-speed interfaces. These include various rule-based pinouts that need to be understood prior to implementation of the PCB design on these high-speed interfaces. The pinout selection must be completed with an understanding of the interface building blocks implemented in the FPGA fabric. These include IOLOGIC blocks such as Soft MIPI, clock resource connectivity, and PLL usage. Refer to [Lattice Avant High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#) for rules pertaining to these interface types.

9.1. LVDS, MIPI, and Differential Pair Assignments

True LVDS and MIPI signaling inputs and outputs are available on I/O pins on the bottom side of the FPGA device (High Performance banks 3 – 11). Differential input pairing can be found under the High-Speed column in the pin-list .csv file.

The positive signal of a differential pair should connect to an I/O ending in 'A' (ex. HPIOx_yA). The negative signal of a differential pair should connect to an I/O ending in 'B' (ex. HPIOx_yB).

The Wide Range banks (0, 1, 2, 12, 13, 14) on the top side I/O banks do not support true LVDS and MIPI standard but can support emulated LVDS outputs using external termination resistors. This is described in [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#).

Bank voltage must be set to 1.8 V to support LVDS.

Bank voltage must be set to 1.2 V to support MIPI.

9.2. HSUL and SSTL Pin Assignments

The HSUL and SSTL interfaces are referenced I/O standards that require an external reference voltage. HSUL and SSTL are supported on the device bottom banks only (High Performance banks 3 – 11). The V_{REF} pin(s) should get high priority when assigning pins on the PCB. These pins can be found in the Dual Function column with V_{REF} label. Each bank includes a separate V_{REF} voltage. V_{REF} sets the threshold for the referenced input buffers. Each I/O is individually configurable based on the bank supply and reference voltages.

9.3. LVSTL I, LVSTL II, and Other I/O Standards Termination Impedance Rext Resistor

LVSTL I requires a 240 Ω resistor from Rext to VCCIOx for proper termination impedances.

LVSTL II requires a 180 Ω resistor from Rext to VCCIOx for proper termination impedances.

For all other I/O standards connect a 240 Ω resistor from Rext to Ground.

9.4. SerDes Pin Considerations

High-speed signaling requires careful PCB design. Maintaining good transmission line characteristics is a requirement. A continuous ground reference should be maintained with high-speed routing. This includes tightly length matched differential routing with no more than ± 4 mil (± 0.1 mm) length mismatch. Route with few discontinuities (i.e., vias).

Refer to [High-Speed PCB Design Considerations \(FPGA-TN-02178\)](#) for suggested methods and guidance.

10. Checklist

Table 10.1. Hardware Checklist

	Item	OK	NA
1	FPGA Power Supplies		
1.1	System Supplies		
1.1.1	Voltage rails have $\pm 3\%$ tolerance. Use voltage regulator $\leq \pm 2\%$ tolerance to allow for $\pm 1\%$ power noise.		
1.1.2	Follow Table 3.1 for proper decoupling of each power rail.		
1.1.3	$V_{CC}, V_{CCCLK}, V_{CCHP}, V_{CCA_PLLX}$ @ 0.82 V $\pm 3\%$		
1.1.4	V_{CCIB} @ 0.82 V $\pm 3\%$ to enable JTAG Boundary Scan functions. V_{CCIB} Connected to ground to save static power if/when JTAG Boundary Scan functions not needed.		
1.1.5	Use a PCB plane for V_{CC} core with proper decoupling		
1.1.6	V_{CC} core sized to meet power requirement calculation from software		
1.1.7	$V_{CCCLK}, V_{CCHP}, V_{CCA_PLLX}$ Must be <i>quiet</i> and isolated from other switching noises and each other.		
1.1.8	V_{CCAUX} and V_{CCAUXA} @ 1.8 V $\pm 3\%$		
1.1.9	V_{CCAUX} and V_{CCAUXA} Must be <i>quiet</i> and isolated from other switching noises and each other.		
1.1.10	V_{CCAUX} pins should be ganged together, and a solid PCB plane is recommended.		
1.1.11	V_{CCAUXA} pins are sensitive and should be filtered separately from V_{CCAUX} pins.		
1.1.12	V_{CC_BAT} pin @ 1.5 V $+3\%/-33\%$ if used, if not used leave pin open.		
1.2	I/O Supplies		
1.2.1	All <i>Wide Range</i> V_{CCIO} (Banks 0, 1, 2, 12, 13, and 14) V_{CCIOx} voltages: 1.2 V, 1.8 V, 2.5 V, or 3.3 V.		
1.2.2	All <i>High Performance</i> (Banks 3 – 11) V_{CCIOx} voltages: 0.9 V, 1.0 V, 1.1 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V.		
1.2.3	Any V_{CCIO} s set to 1.8 V must come up with V_{CCAUX} . This is easily met by using the same power source for both V_{CCIO} s set to 1.8 V and V_{CCAUX} .		
1.2.4	V_{CCH_MPQx} pins must be quiet and isolated from other switching noises		
1.3	SerDes Power Supplies		
1.3.1	V_{CCA_MPQx} pins @ 0.80 V For data rate ≤ 16 Gbps; 0.90 V For data rate > 16 Gbps		
1.3.2	V_{CCA_MPQx} pins must be <i>quiet</i> and isolated from other switching noises		
1.3.3	V_{CCH_MPQx} pins @ 1.50 V For data rate ≤ 16 Gbps; 1.8 V For data rate > 16 Gbps		
1.4	Grounds		
1.4.1	All ground pins must be connected to low impedance dedicated ground plane.		
1.5	Unused Blocks		
1.5.1	Connect unused V_{CCIOx} pins to a power rail. Do not leave them open. Recommend bypassing unused rail pin with a 100 nF		
1.5.2	Connect unused Quad's V_{CCH_MPQx} and V_{CCA_MPQx} pins to ground. Also tie reference pins $MPQx_REFCLKP$ and $MPQx_REFCLKN$ to ground.		
1.6	Power Sequencing		
1.6.1	The only power up sequencing required for the Avant device is any V_{CCIO} s set to 1.8 V must come up with V_{CCAUX} . This is easily met by using the same power source for both V_{CCIO} s set to 1.8 V and V_{CCAUX} .		
2	JTAG		
2.1	CFGMODE pin pulled Low per Table 7.1 .		
2.2	Keep CFGMODE accessible on PCB to recover JTAG port, especially during development.		
2.3	Keep JTAG port pins accessible on PCB, especially during development.		
2.4	Pull-down on TCK per Table 7.1 .		
2.5	Pull-up on TMS, TDI, and TDO per Table 7.1 .		
3	MSPI and SSPI Configuration		

	Item	OK	NA
3.1	V _{CCIO1} , V _{CCIO2} bank voltage matches sysCONFIG peripheral devices (SPI Flash, External connections).		
3.2	CFGMODE pin 10 kΩ pull-up to VCCIO2 for MSPI Configuration CFGMODE pin 10 kΩ pull-down to GND for SSPI Configuration		
3.3	Pull-ups or pull-downs on persisted configuration specific pins per Table 7.1 and Table 7.2		
4	Special Pin Assignments		
4.1	Pinout is chosen to address FPGA resource connections to I/O logic and clock resources per Lattice Avant High-Speed I/O and External Memory Interface User Guide (FPGA-TN-02300) .		
4.2	Shared general purpose I/O are used as inputs for FPGA PLL and Clock inputs.		
4.3	Differential Pairs		
4.3.1	The Differential clock input positive side must use a PCLKTx_y and negative side must use PCLKCx_y pins for the clock to be properly routed directly to the edge clock tree.		
4.3.2	The positive signal of a differential pair should connect to an I/O ending in 'A' (ex. HPIOx_yA). The negative signal of a differential pair should connect to an I/O ending in 'B' (ex. HPIOx_yB).		
4.3.3	True LVDS and MIPI signaling inputs and outputs are available on I/O pins on the bottom side of the FPGA device (High Performance banks 3 – 11).		
4.3.4	The Wide Range banks (0, 1, 2, 12, 13, 14) on the top side I/O banks do not support true LVDS and MIPI standard but can support emulated LVDS outputs using external termination resistors.		
4.3.5	Bank voltage must be set to 1.8 V to support LVDS.		
4.3.6	Bank voltage must be set to 1.2 V to support MIPI.		
4.4	Referenced I/O standards		
4.4.1	HSUL and SSTL are supported on the device bottom banks only (High Performance banks 3 – 11).		
4.4.2	Decouple the VREF pin using a 0.1 μF capacitor.		
4.5	Termination Impedance Rext Resistor		
4.5.1	LVSTL I requires a 240 Ω resistor from Rext to VCCIOx for proper termination impedances.		
4.5.2	LVSTL II requires a 180 Ω resistor from Rext to VCCIOx for proper termination impedances.		
4.5.3	For all other I/O standards connect a 240 Ω resistor from Rext to Ground.		
5	Clock Inputs		
5.1	High-speed differential interfaces (such as MIPI) being received by the FPGA must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).		
5.2	When providing an external reference clock to the FPGA, ensure that the oscillator's output voltage to the FPGA does not exceed the bank's voltage.		
5.3	For banks with VCCIO voltage of 1.5 V and lower, it is recommended to use an HCSL oscillator to keep the clock voltage less than or equal to the bank's VCCIO. An LVDS oscillator can also be used if AC coupled and then DC biased at half the VCCIO voltage. See Figure 6.1 .		
6	Simultaneous Switching Outputs (SSO) Noise		
6.1	When a bank has many outputs that switch all at the same time there can be generated internal SSO noise which if too large can cause unreliable operation. It is recommended that user verify their designs using the Lattice Simultaneous Switching Output (SSO) calculator tool.		
6.2	Designers should verify their designs using the Lattice Simultaneous Switching Output (SSO) calculator tool.		
6.3	Reducing SSO Noise		
6.3.1	Have less I/Os in a bank switch at the same time. (Stagger output switching into smaller groups).		
6.3.2	Reduce output current drive on the switching I/Os (ex. configure for 4 mA instead of 8 mA).		
6.3.3	Split up a large group of I/Os across multiple banks instead of all in the same bank.		
6.3.4	Add virtual ground pins to the bank. Connect an I/O to ground on the PCB and program the I/O to output a low at maximum output current.		

	Item	OK	NA
6.3.5	Add virtual VCCIO pins to the bank. Connect an I/O to the bank's VCCIO rail on the PCB and program the I/O to output a high at maximum output current.		
7	LPDDR4 and DDR Interface Requirements		
7.1	DQ, DM, and DQS signals should be routed in a data group and should have similar routing and matched via counts. Using more than three vias is not recommended in the route between the FPGA controller and memory device.		
7.2	Maintain trace length matching to a maximum of ± 4 mil (± 0.1 mm) between any DQ/DM and its associated DQS strobe within a DQ group. Use careful serpentine routing to meet this requirement.		
7.3	All data groups must reference a ground plane within the stack-up.		
7.4	DDR trace reference must be solid without slots or breaks. It should be continuous between the FPGA and the memory.		
7.5	Provide a separation of 3 W spacing between a data group and any other unrelated signals to avoid crosstalk issues. Use a minimum of 2 W spacing between all DDR traces excluding differential CK and DQS signals. (W is the minimum width of the signal trace allowed)		
7.6	Assigned FPGA I/O within a data group can be swapped to allow clean layout. Do not swap DQS assignments.		
7.7	Differential pair of DQS to DQS_N trace lengths should be trace length matched to a maximum of ± 4 mil (± 0.1 mm).		
7.8	Resistor terminations (DQ) placed in a fly-by fashion at the FPGA is highly recommended. Stub fashion terminations, if used, should not include a stub longer than 600 mil.		
7.9	LDQS/LDQS_N and UDQS/UDQS_N trace lengths should be matched within ± 4 mil (± 0.1 mm).		
7.10	Address/control signals and the associated CK and CK_N differential FPGA clock should be routed with a control trace matching ± 4 mil (± 0.1 mm).		
7.11	CK to CK_N trace lengths must be matched to within ± 4 mil (± 0.1 mm).		
7.12	Address and control signals can be referenced to a power plane if a ground plane is not available. Ground reference is preferred.		
7.13	Address and control signals should be kept on a different routing layer from DQ, DQS, and DM to isolate crosstalk between the signals.		
7.14	Differential terminations used by the CLK/CLKN pair must be located as close as possible to the memory.		
7.15	Address and control terminations placed after the memory component using a fly-by technique are highly recommended. Stub fashion terminations, if used, should not include a stub longer than 600 mils.		
8	SerDes (Avant-G/X only)		
8.2	Use continuous ground reference plane to serial channels.		
8.3	Match differential pair trace lengths to within ± 4 mil (± 0.1 mm).		
8.4	Maintain good high-speed transmission line routing with at least 10x the spacing to reference plane to other signals.		
8.5	Do not pass other signals on the PCB above or below the high-speed SerDes without isolation.		
8.6	Dedicated reference clock input from clock source meets the DC and AC requirements.		
8.7	Ref clock termination resistors may be needed for compatible signaling levels. See Figure 6.1 .		
8.8	External AC coupling caps may be required for compatibility to common-mode levels.		
9	Layout Notes		
9.1	Selecting 0201 size 0.1 μ F capacitors allows them to fit on the opposite side of the PCB from the Avant FPGA between ball pad via holes.		
9.2	When using series termination resistors locate the resistors close to the transmitting pin. Start with a value of 22 Ω to give first pass reasonably good signal integrity for point-to-point connections.		
9.3	Length matching a differential pair's positive and negative traces within ± 4 mil (± 0.1 mm) of each other will prevent signal integrity degradation up to 25Gbps.		
9.4	MIPI differential pairs requires length matching across all pairs of a group (Clock pair and associated Data Lane pairs.)		

References

- [Avant-E](#) web page
- [Avant-G](#) web page
- [Avant-X](#) web page

A variety of technical notes for the Lattice Avant platform are available.

- [High-Speed PCB Design Considerations \(FPGA-TN-02178\)](#)
- [Lattice Avant Embedded Memory User Guide \(FPGA-TN-02289\)](#)
- [Lattice Avant Hardware Checklist \(FPGA-TN-02317\)](#)
- [Lattice High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02300\)](#)
- [Lattice Avant Platform - Overview Data Sheet \(FPGA-DS-02107\)](#)
- [Lattice Avant Platform - Specifications Data Sheet \(FPGA-DS-02112\)](#)
- [Lattice Avant Power User Guide \(FPGA-TN-02291\)](#)
- [Lattice Avant sysCLOCK PLL Design and User Guide \(FPGA-TN-02298\)](#)
- [Lattice Avant sysDSP User Guide \(FPGA-TN-02293\)](#)
- [Lattice Avant sysCONFIG User Guide \(FPGA-TN-02299\)](#)
- [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#)
- [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](#)
- [sub-LVDS Signaling Using Lattice Devices \(FPGA-TN-02028\)](#)
- [Thermal Management \(FPGA-TN-02044\)](#)
- [Using TraceID \(FPGA-TN-02084\)](#)

Other references:

- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans
- [Lattice Radiant](#) FPGA design software

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, please refer to the Lattice Answer Database at <https://www.latticesemi.com/Support/AnswerDatabase>.

Revision History

Revision 0.81, November 2023

Section	Change Summary
Disclaimers	Updated this section.
Power Supplies	Added new supply rail V_{CCIB} and its Voltage and Description information in Table 2.1. Supply Rails .
Power Supply Filtering	<ul style="list-style-type: none"> Added power input V_{CCIB} and its Recommended Filter and Notes information in Table 3.1. Recommended Power Filtering Groups and Components. Added ground pins (VSS and $VSSR$) in Ground Pins section. Updated Unused SerDes Quads1 (VCCH_MPQx and VCCA_MPQx) section.
Clock Inputs	Updated Figure 6.1. PCB Dual Footprint Supporting HCSL and LVDS Oscillators .
Checklist	Added new FPGA power supply V_{CCIB} @ $0.82\text{ V} \pm 3\%$ to enable JTAG Boundary Scan functions. V_{CCIB} Connected to ground to save static power if/when JTAG Boundary Scan functions not needed. in Table 10.1. Hardware Checklist .
References	Added this section.

Revision 0.80.1, May 2023

Section	Change Summary
All	Minor adjustments in formatting across the document.
Power Supplies	<ul style="list-style-type: none"> Changed numbering from Section 1.1 to Section 2. Updated Table 2.1. Supply Rails. Added Power Noise section and updated Power Source section.
Power Supply Filtering	Updated Table 3.1. Recommended Power Filtering Groups and Components .
Clock Inputs	<ul style="list-style-type: none"> Changed numbering from Section 3 to Section 6. Deleted Figure 6.1.
Configuration Considerations	Changed numbering from Section 4 to Section 7.
I/O Pin Assignments	<ul style="list-style-type: none"> Changed numbering from Section 5 to Section 8. Added Simultaneous Switching Outputs (SSO) Noise section.
Functional Blocks Rule-Based Pinout Considerations	<ul style="list-style-type: none"> Updated the title of LVDS, MIPI, and Differential Pair Assignments section from LVDS and MIPI Assignments. Added sentence The positive signal of a differential pair should connect to an I/O ending in 'A' (ex. HPIOx_yA). The negative signal of a differential pair should connect to an I/O ending in 'B' (ex. HPIOx_yB) in LVDS, MIPI, and Differential Pair Assignments. Added LVSTL I, LVSTL II, and Other I/O Standards Termination Impedance Rext Resistor section.
Checklist	Updated Table 10.1. Hardware Checklist .

Revision 0.80, December 2022

Section	Change Summary
All	Preliminary release.



www.latticesemi.com