IEEE Draft Std P1275.6/D5 Standard for Boot (Initialization Configuration) Firmware 64 Bit Extensions

March 20, 1995

DRAFT EDITION FOR SPONSOR BALLOTING

Sponsored by the IEEE Bus Architecture Standards Committee Prepared by the Open Firmware Working Group

This is an unapproved draft of a proposed IEEE Standard, subject to change. Permission is hereby granted for IEEE Standards Committee participants to reproduce this document for purposes of IEEE standardization activities. If this document is to be submitted to ISO or IEC, notification shall be given to the IEEE Copyright Administrator. Permission is also granted for member bodies and technical committees of ISO and IEC to reproduce this document for purposes of developing a national position. Other entities seeking permission to reproduce this document for standardization or other activities, or to reproduce portions of this document for these or other uses must contact the IEEE Standards Department for the appropriate license. Use of information contained in this unapproved draft is at your own risk.

> IEEE Standards Department Copyright and Permissions 445 Hoes Lane, PO Box 1331 Piscataway, NJ 08855-1331 USA

Copyright © 1992-95 by the Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street, New York, NY 10017 USA All rights reserved.

Introduction

(This introduction is not a part of IEEE Draft Std P1275.6/D3, Standard for Boot (Initialization Configuration) Firmware, 64 Bit Extensions.)

Firmware is the ROM-based software that controls a computer between the time it is turned on and the time the primary operating system takes control of the machine. Firmware's responsibilities include testing and initializing the hardware, determining the hardware configuration, loading (or booting) the operating system, and providing interactive debugging facilities in case of faulty hardware or software.

Open Firmware is the firmware architecture defined by IEEE Std 1275-1994, *Standard for Boot (Initialization Configuration) Firmware, Core Requirements and Practices.* That standard is bus-independent, instruction-set-independent, and system-independent.

The core requirements and practices specified by IEEE Std 1275-1994 must be supplemented by system-specific requirements to form a complete specification for the firmware for a particular system. This standard establishes such additional requirements pertaining to 64 bit processors and systems.

ii

Working Group Members

The following individuals were members of the Working Group at the time this document was produced:

William M. (Mitch) Bradley, Chairman, FirmWorks John Rible, Draft Editor, FORCE COMPUTERS Inc. Mike Tuciarone, FirmWorks Paul Thomas, Sun Microsystems, Inc. Ron Hochsprung, Apple Computer Inc. Martin Walsh, Sun Microsystems, Inc. David M. Kahn, Vice Chairman, Sun Microsystems, Inc. Luan D. Nguyen, Secretary, IBM Corporation David L. Paktor, FORCE COMPUTERS Inc. Thanos Metzelopoulos, Antel, Inc. Yongjae Rim, IBM Corporation Mike Williams, SHL

Sponsor Balloting Body

The following individuals were members of the Sponsor Balloting Body:

This page is intentionally left blank.

 $Copyright @ 1992-1995 \ IEEE. \ All \ rights \ reserved.$ This is an unapproved IEEE Standards Draft, subject to change.

Table of Contents

Introduction	ii
1. Overview	1
2. References	1
3. Terms	1
4. Generic Requirements	1
4.1. Cell Size and Client Interfaces	1
4.2. Virtual Address Allocation	1
5. Interface Changes and Extensions	2
5.1. 64-Bit Extensions	2
5.2. 64-Bit Changes	4

This page is intentionally left blank.

Copyright © 1992-1994 IEEE. All rights reserved. This is an unapproved IEEE Standards Draft, subject to change.

1. Overview

This standard describes the application of IEEE Std 1275-1994, *Standard for Boot (Initialization Configuration) Firmware, Core Requirements and Practices*, to 64 bit processors and systems. Additional supplements for 64 bit processors and systems should include this supplement by reference.

2. References

[1] IEEE Std 1275-1994, Standard for Boot (Initialization Configuration) Firmware, Core Requirements and Practices

3. Terms

This standard uses technical terms as they are defined in the documents cited in "References", plus the following terms:

core, core specification: refers to IEEE Std 1275-1994, *Standard for Boot (Initialization Configuration) Firmware, Core Requirements and Practices*, i.e., the standard that specifies the system-independent and bus-independent requirements for Open Firmware.

Open Firmware, firmware: The firmware architecture defined by the core specification and this specification or, when used as an adjective, a software component compliant with the core specification and this specification.

4. Generic Requirements

4.1. Cell Size and Client Interfaces

The cell-size for implementations compliant with this standard shall be 64-bits. 64-bit implementations shall export a 64-bit client interface based on a set of bindings to the core specification for that 64-bit instruction set architecture. 64-bit implementations may choose to export both a 32-bit and a 64-bit client interface, depending on the type of standalone program compatibility required by the implementation.

It is recommended that 64-bit implementations only export a single 64-bit client interface, and that 32-bit client programs use a software wrapper layer to convert 32-bit client interface calls to 64-bit calls and convert 64-bit results to 32-bit results.

4.2. Virtual Address Allocation

The firmware may use any portion of the virtual address space, including virtual addresses above the 32-bit address range. The firmware should allocate all virtual addresses from the range 0x0 through 0xffff.ffff, except those virtual addresses that the firmware does not expose through the client or device interfaces. This recommendation allows 32-bit client programs to access firmware-allocated virtual addresses. Client programs that use a 32-bit client interface and manage the upper portion of the virtual address space must do so on their own, and must respect any allocations made by firmware in the upper portion of the address space.

3 4 6 7 , 8 9 11 12 13 14 16 18 19 20 21 22 23 24 25 31 33 34 35 36 37 38 39 40 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 70 71 72 73 74 75 76 77 78 79 80 81

5. Interface Changes and Extensions

5.1. 64-Bit Extensions

This document augments and modifies the core specification in the following ways:

This specification overrides the following definitions in the core specification, Annex A, Section A.1.2.2:

x x1 x2 etc.	Arbitrary 64 bit stack items.
n n1 n2 n3	Normal, signed values (64-bit)
xyz	Arbitrary descriptive text (signed 64-bit value)

This specification adds the following definitions:

o o1 o2 oct1 oct2 etc.	64 bit signed values
oaddr	Octlet-aligned (64 bit aligned) address
octlet	An 8 byte quantity

This specification adds the following FCode functions. A system that implements the FCode Debugging Command Group shall implement commands corresponding to all of the FCode functions listed in this section with the same names and semantics as those FCode functions.

bxjoin	(b.lo b.2 b.3 b.4 b.5 b.6 b.7 b.hi o)	F	0x241
Join 8 bytes to form an octlet			
Combine the eight least signi	ficant bits of each operand to form an octlet. Other operand bits are i	ignored.	
<1@	(qaddr n)	F	0x242
Fetch quadlet from qaddr, sig	n-extended.		
lxjoin	(quad.lo quad.hi o)	F	0x243
Join 2 quadlets to form an oc	tlet.		
Combine the thirty-two least	significant bits of each operand to form an octlet. Other operand bits	are ignored.	
rx@ (FCode Function)	(oaddr o)	F	0x22E
Fetch an octlet from device re	egister at oaddr.		
Data is read with a single acc Result has identical bit orderi	ess operation. ng as the original register data.		
rx@ (User Interface)	(oaddr o)		
Fetch an octlet from device re	egister at oaddr.		
Compilation:			
Perform the equivalent of the h# 22e get-token	phrase: if compile, else execute then		
Interpretation:			
Perform the equivalent of the h# 22e get-token	1		
Note: A bus device can subs sometimes necessary to corre Interface semantics of rx @ e	titute (see $set-token$) a bus-specific implementation of $rx@$ for ctly implement its semantics with respect to bit-order and write-buff ensure that such substitutions are visible at the User Interface level.	use by its childr er flushing. The g	en. This is given User

Copyright © 1992-1995 IEEE. All rights reserved. This is an unapproved IEEE Standards Draft, subject to change.

rx! (FCode Function	n) (o oaddr)	F	0x22]
Store an octlet to	device register at <i>oaddr</i> .		
	h a single access operation and flushes any intervening write buffers, so that the next "word" is executed.	e data reaches its	final desti
Result is stored v	ith the identical bit ordering as the input stack item.		
rx! (User Interface	(o oaddr)		
Store an octlet to	device register at <i>oaddr</i> .		
Compilation:			
	alent of the phrase: et-token if compile, else execute then		
Interpretation			
-	alent of the phrase: et-token drop execute		
Note: A bus dev sometimes neces	ce can substitute (see set-token) a bus-specific implementation of rx! for a ary to correctly implement its semantics with respect to bit-order and write-buff cs of rx! ensure that such substitutions are visible at the User Interface level.	use by its children fer flushing. The	n. This is given Use
wxjoin	(w.lo w.2 w.3 w.hi o)	F	0x24
Join four double	s to form an octlet.		
Combine the sixt	een least significant bits of each operand to form an octlet. Other operand bits a	re ignored.	
x,	(0)	F	0x24
Compile an octle	, o, into the dictionary (doublet-aligned).		
x @	(oaddr o)	F	0x24
-	an octlet aligned address.		
x!	(o oaddr)	F	0x24
	octlet aligned address.	Ľ	UA 2 7
	-	_	
/X	(n) ss units in an octlet, typically eight.	F	0x24
.Number of addition	ss units in an octier, typicany eight.		
/x*	(nu1 nu2)	F	0x24
Multiply <i>nu1</i> by	he value of /x.		
xa+	(addr1 index addr2)	F	0x24/
Increment addr1	by <i>index</i> times the value of $/\mathbf{x}$.		
xa1+	(addr1 addr2)	F	0x24]
	by the value of $/\mathbf{x}$.		
xbflip	(oct1 oct2)	F	0x240
лошр		Ľ	VA24V
Reverse the byte			
Reverse the byte	(oaddr len)	F	0x24I

Copyright © 1992-1995 IEEE. All rights reserved. This is an unapproved IEEE Standards Draft, subject to change.

х,	(0)	F	0x245
Compile an octlet, o, into the	e dictionary (doublet-aligned).		
x@	(oaddr o)	F	0x246
Fetch octlet from an octlet al	igned address.		
x!	(o oaddr)	F	0x247
Store octlet to an octlet align	ed address.		
/x	(n)	F	0x248
.Number of address units in	an octlet, typically eight.		
/x*	(nu1 nu2)	F	0x249
Multiply <i>nul</i> by the value of	/x.		
xa+	(addr1 index addr2)	F	0x24A
Increment addr1 by index tir	nes the value of $/\mathbf{x}$.		
xa1+	(addr1 addr2)	F	0x24B
Increment <i>addr1</i> by the value	e of /x .		
xbflip	(oct1 oct2)	F	0x24C
Reverse the bytes within an o	octlet.		
xbflips	(oaddr len)	F	0x24D
Reverse the bytes within eac	h octlet in the given region.		
		1 6 /	

xbsplit Split an octlet into 8 byte	(o b.lo b.2 b.3 b.4 b.5 b.6 b.7 b.hi) s.	F	0x24
The bits of greater signifi	cance than the eight least significant bits of each of the eight resulting value	es shall be zero	D.
xlflip	(oct1 oct2)	F	0x24
Reverse the quadlets with	in an octlet.		
The bytes within each qu	adlet are not reversed.		
xlflips	(oaddr len)	F	0x2
Reverse the quadlets with	in each octlet in the given region.		
The bytes within each qu <i>len</i> is not a multiple of /2	adlet are not reversed. The region begins at <i>oaddr</i> and spans <i>len</i> bytes. The \mathbf{x} .	behavior is un	defined
xlsplit	(o quad.lo quad.hi)	F	0x2
Split on octlet into 2 quad	llets.		
The bits of greater signifi	cance than the thirty-two least significant bits of each of the two resulting v	values shall be	zero.
xwflip	(oct1 oct2)	F	0x2
Reverse the doublets with	nin an octlet.		
The bytes within each do	ublet are not reversed.		
xwflips	(oaddr len)	F	0x2
Reverse the doublets with	nin each octlet in the given region.		
The bytes within each do <i>len</i> is not a multiple of /2	ublet are not reversed. The region begins at <i>oaddr</i> and spans <i>len</i> bytes. The κ .	behavior is ur	ndefined
xwsplit	(o w.lo w.2 w.3 w.hi)	F	0x2
Split an octlet into 4 doub	plets.		
The bits of greater signif	icance than the sixteen least significant bits of each of the four resulting val	lues shall be ze	ero.
5.2. 64-Bit Changes			
The following FCode funct	ion run-time definition is modified from the core specification:		
b(lit)	(0)	F	0x
	(F: /FCode-num32/)		
Numeric literal FCode. F	ollowed by <i>FCode-num32</i> .		
Note: See the core specifi	acation for the complete definition of b(lit) .		
FCode Evaluation:	(F: /FCode-num32/)		
The definition i	s unchanged from the core specification.		
Run-Time:			

Copyright © 1992-1995 IEEE. All rights reserved. This is an unapproved IEEE Standards Draft, subject to change.