

# Versal ACAP System Monitor

## *Architecture Manual*

AM006 (v1.0) July 16, 2020



# Revision History

The following table shows the revision history for this document.

Section	Revision Summary
<b>07/16/2020 Version 1.0</b>	
Initial release.	N/A

# Table of Contents

<b>Revision History</b> .....	<b>2</b>
<b>Chapter 1: Overview</b> .....	<b>5</b>
Introduction to Versal ACAP.....	5
Navigating Content by Design Process.....	6
SYSMON Features.....	7
SYSMON Architecture.....	8
Differences from Previous Generations.....	11
<b>Chapter 2: ADC Overview</b> .....	<b>13</b>
Unipolar Mode.....	13
Bipolar Mode.....	14
ADC Data.....	15
Internal Calibration.....	16
<b>Chapter 3: Analog Channels</b> .....	<b>17</b>
Supply Sensors.....	18
External Analog Inputs.....	19
Temperature Sensor.....	20
External Multiplexer Functionality.....	21
<b>Chapter 4: Channel Features</b> .....	<b>23</b>
Averaging.....	23
Maximum/Minimum Tracking.....	23
Alarms.....	24
Over-Temperature Shutdown.....	25
<b>Chapter 5: Setting Up the System Monitor</b> .....	<b>26</b>
Application Guidelines.....	26
Configuring the SYSMON.....	31
<b>Chapter 6: SYSMON Registers</b> .....	<b>32</b>

<b>Chapter 7: I2C or PMBus Interface</b> .....	<b>33</b>
I2C Interface.....	33
PMBus Interface.....	35
Connecting I2C or PMBUS through SelectIO (PL) Package Pins.....	41
<b>Appendix A: Additional Resources and Legal Notices</b> .....	<b>43</b>
Xilinx Resources.....	43
Documentation Navigator and Design Hubs.....	43
References.....	43
Please Read: Important Legal Notices.....	44

# Overview

---

## Introduction to Versal ACAP

Versal™ adaptive compute acceleration platforms (ACAPs) combine Scalar Engines, Adaptable Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. Most importantly, Versal ACAP hardware and software are targeted for programming and optimization by data scientists and software and hardware developers. Versal ACAPs are enabled by a host of tools, software, libraries, IP, middleware, and frameworks to enable all industry-standard design flows.

Built on the TSMC 7 nm FinFET process technology, the Versal portfolio is the first platform to combine software programmability and domain-specific hardware acceleration with the adaptability necessary to meet today's rapid pace of innovation. The portfolio includes six series of devices uniquely architected to deliver scalability and AI inference capabilities for a host of applications across different markets—from cloud—to networking—to wireless communications—to edge computing and endpoints.

The Versal architecture combines different engine types with a wealth of connectivity and communication capability and a network on chip (NoC) to enable seamless memory-mapped access to the full height and width of the device. Intelligent Engines are SIMD VLIW AI Engines for adaptive inference and advanced signal processing compute, and DSP Engines for fixed point, floating point, and complex MAC operations. Adaptable Engines are a combination of programmable logic blocks and memory, architected for high-compute density. Scalar Engines, including Arm® Cortex™-A72 and Cortex-R5F processors, allow for intensive compute tasks.

The Versal AI Core series delivers breakthrough AI inference acceleration with AI Engines that deliver over 100x greater compute performance than current server-class of CPUs. This series is designed for a breadth of applications, including cloud for dynamic workloads and network for massive bandwidth, all while delivering advanced safety and security features. AI and data scientists, as well as software and hardware developers, can all take advantage of the high-compute density to accelerate the performance of any application.

The Versal Prime series is the foundation and the mid-range of the Versal platform, serving the broadest range of uses across multiple markets. These applications include 100G to 200G networking equipment, network and storage acceleration in the Data Center, communications test equipment, broadcast, and aerospace & defense. The series integrates mainstream 58G transceivers and optimized I/O and DDR connectivity, achieving low-latency acceleration and performance across diverse workloads.

The Versal Premium series provides breakthrough heterogeneous integration, very high-performance compute, connectivity, and security in an adaptable platform with a minimized power and area footprint. The series is designed to exceed the demands of high-bandwidth, compute-intensive applications in wired communications, data center, test & measurement, and other applications. Versal Premium series ACAPs include 112G PAM4 transceivers and integrated blocks for 600G Ethernet, 600G Interlaken, PCI Express® Gen5, and high-speed cryptography.

The Versal architecture documentation suite is available at: <https://www.xilinx.com/versal>.

---

## Navigating Content by Design Process

Xilinx® documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

- **System and Solution Planning:** Identifying the components, performance, I/O, and data transfer requirements at a system level. Includes application mapping for the solution to PS, PL, and AI Engine. Topics in this document that apply to this design process include:
  - [Chapter 3: Analog Channels](#)
  - [Chapter 7: I2C or PMBus Interface](#)
- **Hardware, IP, and Platform Development:** Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado® timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
  - [Chapter 3: Analog Channels](#)
  - [Chapter 5: Setting Up the System Monitor](#)
  - [Chapter 7: I2C or PMBus Interface](#)
- **System Integration and Validation:** Integrating and validating the system functional performance, including timing, resource use, and power closure. Topics in this document that apply to this design process include:
  - [Chapter 3: Analog Channels](#)

- **Board System Design:** Designing a PCB through schematics and board layout. Also involves power, thermal, and signal integrity considerations. Topics in this document that apply to this design process include:
  - [SYSMON Architecture](#)
  - [Chapter 2: ADC Overview](#)
  - [Chapter 3: Analog Channels](#)
  - [Chapter 7: I2C or PMBus Interface](#)

---

## SYSMON Features


The System Monitor (SYSMON) provides analog-to-digital converter (ADC) functionality for monitoring internal supplies, temperature, and up to 17 channels that extend outside the device for monitoring the larger system. The SYSMON provides many features to aid in managing conversion results, such as averaging maximum/minimum interrupts and alarms based on configurable thresholds. Features include:

- 10-bit 200 kSPS ADC designed with a consistent sample rate of 8 kSPS regardless of the number of channels being sampled.
- Scaled ADC architecture allows up to 160 channels that can be sampled at 8 kSPS.
- Internal and external interfaces with the SYSMON:
  - Register Access using the platform management controller (PMC)
  - JTAG access using the PMC
  - External I2C/PMBus interface
- Interrupt-based alarms with configurable upper and lower thresholds
- Temperature Alarm features both window and hysteresis alarm mode
- Over-temperature shutdown with configurable upper and lower thresholds
- Dedicated registers to hold maximum and minimum results for each channel being monitored
- Averaging available on all channels and sensors
- Self-calibrating ADC
- Both unipolar and bipolar monitoring of external inputs
- External analog multiplexer control

# SYSMON Architecture

The System Monitor (SYSMON) block resides in the platform management controller (PMC) where its primary function is to provide feedback on the operating conditions of the device (specifically, internal power supplies and temperature). In addition to accessing internal sensors, the SYSMON can leverage multiplexed I/O (MIO) or high-density I/O (HDIO) pins to access external pins that can monitor external channels in the wider system. The SYSMON is configured through the Vivado® Integrated Design Environment (IDE). Results are stored in a register map accessible through PMC resources.

Figure 1: SYSMON Block Diagram



X20723-051820

## SYSMON Supply and Reference Requirements

There are two recommended configurations for basic pinout requirements (see SYSMON Pinout Requirements in [Analog Power Supply and Ground](#)). The SYSMON is powered from  $V_{\text{CCAUX\_PMC}}$  (1.5V) and can use an external 1.024V reference source or the internally generated on-chip reference. The external and internal references deliver similar performance in terms of accuracy and thermal drift.

It is possible to reduce manufacturing costs by using on-chip reference for the ADC by connecting the  $V_{\text{REFP}}$  pin to GND. Consult the [Versal ACAP Data Sheets](#) to see accuracy specifications when using external and on-chip reference sources. The following table lists the pins associated with the SYSMON and the recommended connectivity.

## SYSMON Dedicated Pinout Requirements

The following table describes the pin functions used in the SYSMON. These are the dedicated SYSMON pins that appear in the PMC portion of the device package.

Table 1: SYSMON Package Pins

Package Pin	Type	Description
$V_{\text{CCAUX\_SMON}}$	Power supply	This is the analog supply pin for the ADC and other analog circuits in the SYSMON. The pin can be tied to the 1.5V $V_{\text{CCAUX\_PMC}}$ supply. See <a href="#">Analog Power Supply and Ground</a> for more information and filter considerations. This pin should never be tied to GND. The pin should be tied to $V_{\text{CCAUX\_PMC}}$ when the SYSMON is not being used.
$V_{\text{P}}$	Dedicated analog input	This is the positive input terminal of the dedicated differential analog input channel ( $V_{\text{P}}/V_{\text{N}}$ ). The analog input channel is very flexible and supports multiple analog input signal types. For more information, see <a href="#">External Analog Inputs</a> . This pin should be connected to GND_SMON if not used.
$V_{\text{N}}$	Dedicated analog input	This is the negative input terminal of the dedicated differential analog input channel ( $V_{\text{P}}/V_{\text{N}}$ ). The analog input channel is very flexible and supports multiple analog input signal types. For more information, see <a href="#">External Analog Inputs</a> . This pin should be connected to GND_SMON if not used.
GND_SMON	Power supply	This is the ground reference pin for the ADC and other analog circuits in the SYSMON. It can be tied to the system ground with an isolating ferrite bead as shown in the SYSMON Pinout Requirements figure in <a href="#">Analog Power Supply and Ground</a> . In a mixed-signal system, this pin should be tied to an analog ground plane (if available), in which case the ferrite bead is not required. See <a href="#">Analog Power Supply and Ground</a> for more information. This pin should always be tied to GND even if the SYSMON is not being used.

Table 1: SYSMON Package Pins (cont'd)

Package Pin	Type	Description
V <sub>REFP</sub>	Reference voltage input	This pin can be tied to an external 1.024V accurate reference IC for best performance of the ADC. It should be treated as an analog signal that together with the V <sub>REFN</sub> signal provides a differential 1.024V voltage. By connecting this pin to GND_SMON, an on-chip reference source is activated (see the SYSMON Pinout Requirements figure in <a href="#">Analog Power Supply and Ground</a> . This pin should be connected to GND_SMON if an external reference is not supplied. See <a href="#">Reference Inputs (VREFP and VREFN)</a> for more information.
V <sub>REFN</sub>	Reference voltage input	This pin should be tied to ground pin of an external 1.024V accurate reference IC for best performance of the ADC. It should be treated as an analog signal that, together with the V <sub>REFP</sub> signal, provides a differential 1.024V voltage. This pin should always be connected to GND_SMON even if an external reference is not supplied. See <a href="#">Reference Inputs (VREFP and VREFN)</a> for more information.
DXP	Dedicated Package Pin	Temperature-sensing diode anode. When not used, tie to GND_SMON. This legacy feature that requires external circuitry and is typically not used. Since SYSMON's internal temperature sensors do not leverage this diode or report readings through this diode it can be unused without impacting SYSMON functionality (beyond access to this diode).
I2C_SCLK/SMBCLK	SYSMON I2C/PMBUS ports that can be assigned to multi-function MIO pins	Optional I2C/PMBUS port that can be used to support the I2C or PMBUS interface to the SYSMON. Only active when I2C/PMBUS interface is used.
I2C_SDA/SMBDAT	SYSMON I2C/PMBUS ports that can be assigned to multi-function MIO pins	Optional I2C/PMBUS port that can be used to support the I2C or PMBUS interface to the SYSMON. Only active when I2C/PMBUS interface is used.
SMBALERT	SYSMON PMBUS ports that can be assigned to multi-function MIO pins	Optional PMBus alert. When low, indicates a system fault that must be cleared using PMBUS commands. Only active when PMBUS interface is used.
DXN	Dedicated Package Pin	Temperature-sensing diode cathode. When not used, tie to GND_SMON. This legacy feature that requires external circuitry and is typically not used. Since SYSMON's internal temperature sensors do not leverage this diode or report readings through this diode it can be unused without impacting SYSMON functionality (beyond access to this diode).

**Note:** Package pinout files refer to V<sub>P</sub>, V<sub>N</sub>, V<sub>REFP</sub>, V<sub>REFN</sub>, DXP, DXN as SYSMON\_ROOT\_VP, SYSMON\_ROOT\_VN, SYSMON\_ROOT\_VREFP, SYSMON\_ROOT\_VREFN, SYSMON\_ROOT\_DXP, and SYSMON\_ROOT\_DXN. There are no differences between these pins, but the prefix "SYSMON\_ROOT" indicates that these pins are dedicated for SYSMON function. For the purpose of this guide, this prefix has been omitted.

## Differences from Previous Generations

The SYSMON block has been redesigned in Versal™ architecture to give full-featured support for all supply sensors. In Versal architecture, the SYSMON only exists in the processing system (PS) block as a feature of the platform management controller (PMC), with measurement capability extending across the whole device. Internal access to the SYSMON readings register map are available through memory-mapped registers, which can also be accessed through the external JTAG, I2C, or PMBus interfaces. Additional differences include:

- Scaled ADC architecture allows 160 channels sampling capability at 8 kSPS.
- The ADC architecture is scaled such that regardless of how many channels are monitored, an 8 kSPS sample rate can be achieved.
- Interrupt and register-based status bits inform the availability of new results
- The System Monitor is located in the PMC.
- External analog inputs are available in multiplexed I/O (MIO) and high-density I/O (HDIO) banks.
- External analog input selection is completely flexible within a MIO or HDIO bank, meaning that there are not strict channel pairs (i.e., any pin in the same MIO or HDIO bank can be a P or N side associated with any other pin in the same bank).
- All internal supply and bank voltages can be monitored.
- All channels are full-featured with interrupt-capable alarms and averaging function.
- The configuration of the SYSMON must be controlled by the Control, Interface, and Processing IP in Vivado tools.
- Samples are stored in memory-mapped registers.
- There are no fixed results register locations per channel. Registers are assigned to channels by the Control, Interface, and Processing IP in Vivado.
- The temperature transfer function is internally applied and results are stored in signed, fixed-point format, Q8.7, directly reading Celsius.
- Supply samples stored in floating-point format, directly reading voltage.
- Shared-N and bus ground features reduce the package pins requirement for auxiliary analog inputs by sharing reference pins for unipolar operation.
- PMBus and I2C interfaces are available only after the SYSMON has been configured.
- PMC provides access to results through JTAG and AXI interfaces.
- Dynamic reconfiguration port (DRP) access and dedicated alarm ports are no longer supported.
- Improved noise immunity provides more accurate sampling.

- Provides averaging function of up to 16 samples on all channels.

# ADC Overview


The System Monitor (SYSMON) block contains a 10-bit, 0.2 MSPS analog-to-digital converter (ADC). The SYSMON has access to internal sensors to measure temperature and user supplies across the device. Additionally, the SYSMON has access to external pins to measure voltage levels external to the device. The SYSMON has a dedicated  $V_P/V_N$  pin pair and can connect to up to 16 external analog pins in MIO or HDIO pins. The SYSMON leverages a self-calibrating ADC to accommodate both unipolar and bipolar modes to sample external inputs. The SYSMON results are accessible through a register map interface in the platform management controller (PMC). All samples are stored in a floating-point format.

---

## Unipolar Mode

When measuring positive external channels or when the SYSMON measures internal sensors, the ADC operates in a unipolar mode. In this mode, the ADC negative input terminal ( $V_N$ ) must always be lower than the ADC positive input terminal ( $V_P$ ). In this mode, the voltage on  $V_P$  measured with respect to  $V_N$  must always be positive. The  $V_N$  input should always be driven by an external analog signal.  $V_N$  is typically connected to a local ground or common mode signal. The common mode signal on  $V_N$  can vary from 0V to +0.25V (measured with respect to GND\_SMON). Because the differential input range is from 0V to 1.0V ( $V_P/V_N$ ), the maximum signal on  $V_P$  is 1.25V. See the following figure.

Figure 2: Unipolar Input Signal Range




X21495-061820

## Bipolar Mode

The analog inputs can accommodate analog input signals that are positive and negative with respect to a common mode or reference. To accommodate these types of signals, the analog input must be configured to bipolar mode. All input voltages must be positive with respect to analog ground (GND\_SMON). When bipolar operation is enabled, the differential analog input ( $V_P - V_N$ ) can have a maximum input range of  $\pm 0.5V$ . The common mode or reference voltage should be between  $0.5V$  and  $0.6V$  in this case. The SYSMON data format accommodates both positive and negative signaling, so a sign bit is always incorporated into the results register, allowing a common format between unipolar and bipolar samples. See the following figure.


Figure 3: Bipolar Input Signal Range



X21497-101018

The bipolar input mode also accommodates input signals driven from a true differential source, for example, a balanced bridge. In this case,  $V_P$  and  $V_N$  can swing positive and negative relative to a common mode or reference voltage (see the following figure). The maximum differential input ( $V_P - V_N$ ) is  $\pm 0.5V$ . With maximum differential input voltages of  $\pm 0.5V$  and assuming balanced inputs on  $V_N$  and  $V_P$ , the common mode voltage must lie in the range 0.5V to 0.6V as shown in the figure below.

Figure 4: Differential Input Signal Range



X21545-062320

## ADC Data

To accommodate diverse needs of a system, the ADC has many operating modes. The ADC can accommodate channels of different voltage scales, external measurement modes, and data types (i.e., temperature and voltage). To simplify the user interface, the ADC has been designed to internally accommodate different use cases and store the captured data in the common floating-point format scaled to the appropriate value.

In Versal™ architecture, the SYSMON result register stores all external and internal voltage measurements in a floating-point format that contains sign and format bits, a pair of exponent offset bits, and 16 bits of ADC data. This eliminates the need to apply transfer functions or to understand the scale of the ADC data and allows a common format to be used for all voltage measurements.

The SYSMON stores internal temperature sample results in a fixed-point format already transferred from the sensor's voltage format to degrees Celsius. The fixed-point format leverages a fixed seven fractional bits format to provide a signed result in degrees Celsius.

See [Chapter 3: Analog Channels](#) for details on the various data format types stored in the memory-mapped registers.

---

## Internal Calibration

The SYSMON ADC is self-calibrating and automatically ensures regular calibration sequences are enabled whenever the SYSMON is enabled. Internal calibration ensures the accuracy of the ADC results when using either external reference or internal reference.


# Analog Channels

To monitor the system's operating environment, the System Monitor (SYSMON) is equipped with supply sensors, temperature sensors, and external inputs that connect the ADC off-chip. All ADC readings are stored in the SYSMON memory-mapped registers that is defined by the Control, Interface, and Processing IP in Vivado. Because the quantity and type of sensors available in a device vary by device, the Control, Interface, & Processing IP is device-aware and equipped to enable specific sensors. It automatically maps the selected sensor to the SYSMON registers. In Xilinx Versal™ ACAPs, with monitoring the maximum number of channels (160), readings can still be provided at a rate of at least 8 kSPS.

## Analog Voltage format

All registers holding voltages, including measurements and thresholds, are represented in a 19-bit modified floating-point format, directly reading in units of Volts. The sample data is stored in the least significant 19 bits of a 32-bit sample register. The sixteen least significant bits represent the mantissa of the sample in either a signed or unsigned format. The format bit (bit 16) defines whether the mantissa is signed (1) or unsigned (0). Bits 17 and 18 define the scaling of the mantissa. See the following figure.

Figure 5: General Voltage Format



X22686-041819

# Supply Sensors

The SYSMON includes on-chip sensors that allow monitoring of the device power-supply voltages using the ADC. All externally supplied power rails have an associated sensor, which can analyze any supply that might be critical to a system. Supply sensors sample and attenuate the power supply voltages to be compatible with the ADC operating requirements. The results of internal supply sensors are appropriately scaled and stored in the channel's data register in a floating-point voltage format. There are two types of supply sensors—Supply and Supply Extended. The Supply Extended range is used to sample supply voltages greater than 1.8V, i.e., HDIO bank supply voltage. Selecting the appropriate mode is automatically determined by the processor configuration IP. The Supply Sensor data format is defined in the [Supply Sensor Data Format](#) section.

In general, all externally generated supplies are available to be monitored by the SYSMON with no limitations other than the 160 channel register locations for storing results. All sensors are equipped with the same channel features defined in [Chapter 4: Channel Features](#).

The following table provides some common supplies that can be enabled by the Control, Interface, and Processing IP by block type.

**Table 2: Commonly Available Sensors by Block**

Block Type	Supply Sensors Available
PL core supplies	V <sub>CCAUX</sub> , V <sub>CCINT</sub> , V <sub>CC_RAM</sub>
PS core supplies	V <sub>CCINT_PMG</sub> , V <sub>CCAUX_PMG</sub> , V <sub>CC_PSLP</sub> , V <sub>CC_PSPF</sub> , V <sub>CC_SOC</sub> , V <sub>CC_BAT</sub>
SelectIO™ interface bank supplies and PSIO bank Voltages	V <sub>CCO</sub> , V <sub>CC_IO</sub>
MGT supplies	GTY_AVCC, GTY_AVCCAUX, GT_AVTT

## Supply Sensor Data Format

The least significant 19 bits of a supply sensor's 32-bit register contain sensory readings in a floating point format. All supply sensor data is stored in an unsigned format, an exponent of 2<sup>-15</sup> or 2<sup>-14</sup> (for extended range supplies, i.e., HDIO bank voltage sensors). Extended range supplies are stored with a 2<sup>-15</sup> exponent and include all sensors with supplies that can exceed 1.6V, namely HDIO banks.


**Figure 6: Supply Mode Example**

Supply Mode Example: 0000 0000 0000 0010 1100 0000 0110 0010<sub>2</sub> = 49250<sub>10</sub> × 2<sup>-15</sup> = 1.503<sub>10</sub>

X22688-041819

Figure 7: Supply Extended Example

Supply Extended Example: 0000 0000 0000 0100 1010 0100 0000 0000<sub>2</sub> = 41984<sub>10</sub> × 2<sup>-14</sup> = 2.5626<sub>10</sub>



X22687-041819

## External Analog Inputs

The System Monitor provides access to 17 external analog channels. The  $V_P/V_N$  are dedicated external analog pins, while the *SYSMON* can also accommodate up to 16 external analog pins on multiplexed I/O and high-density I/O (PS/PMC MIO and HDIO) pins. These 16 external analog pins are referred to as auxiliary input pins (*VAUXP*[15:0]/*VAUXN*[15:0]) and connect the ADC to external pins on the device through a set of MIO pins or the HDIO pins (not present in all devices).

For an external auxiliary channel, pin selection is extremely flexible and can leverage pins in the same bank or spread out amounts on multiple PS/PMC MIO and HDIO banks (when applicable). Any two pins within a capable bank can be paired for a given external auxiliary channel and can operate in unipolar mode or bipolar mode. An auxiliary channel can share *VAUXN* pins or can use the bank's ground as the *VAUXN* pin (for unipolar sampling only). The Control, Interface, and Processing IP in the Vivado tool is used to assign auxiliary external analog inputs and ensure that I/O pins used by the *SYSMON* are prohibited from being used as user I/O in the Vivado tool. For a description of the external analog input's equivalent analog circuit, see the [Analog Input Description](#) section.

## Shared-N

To minimize the package pins required to sample an external channel, the auxiliary analog inputs can support single-pin sampling. Typically useful when measuring several channels with a common reference, *VAUXN* pins can be used as a reference for multiple *VAUXP* channels, known as shared-N. When using the shared-N mode, the number of package pins required to support 16 auxiliary analog inputs can be reduced from 32 package pins to 17. Any pin used in *VAUXN* in an auxiliary channel can be used as a *VAUXN* reference for any other channel in the same bank. There are no restrictions on how many channels can share a *VAUXN* channel or how many *VAUXN* channels can be shared.

## Bank Ground

When only unipolar mode is required on an auxiliary analog input, the bank ground feature allows for VAUXN to be internally connected to ground of the bank in which the VAUXP pin is located. Using bank ground can be convenient for monitoring external references that share ground, while preserving the highest amount of pins for other user I/O functions.

## External Analog Inputs Data Format

The least significant 19 bits of an external analog input's result register store sensor data in a floating-point format. The following equation describes an example of converting external analog input data formats.

Figure 8: External Voltage Format Unipolar

$$\text{Unipolar Example: } 0000\ 0000\ 0000\ 0000\ 0100\ 0001\ 1100\ 1011_2 = \underbrace{16843}_{10} \times 2^{-16} = 0.257_{10}$$


X22685-041819

**Note:** In the above example, only the 16 LSBs of the 19-bit format are listed. The bits 18:16 are not part of the mantissa and thus are fixed for a given format type.

---

## Temperature Sensor


The SYSMON contains a temperature sensor that produces a voltage output proportional to the die temperature. The SYSMON internally scales the captured voltage and stores the data in the appropriate temperature data register, converted to a signed Q8.7 fixed-point Celsius format. SYSMON presents the temperature to the user primarily through the DEVICE\_TEMP\_MAX register. This reading must be used when considering operating junction temperature. All temperature results are reported at an optimal averaging level of 8.

## Temperature Data Format

The SYSMON leverages the Q fixed-point number format to provide a signed temperature value stored in the Celsius scale. Temperature information is stored in the 16 least significant bits of the register in a Q8.7 signed format. The Q8.7 format consists of a sign bit, 8 integer bits, and 7 fractional bits.



Figure 10: External Multiplexer Mode



# Channel Features

Every channel in the System Monitor (SYSMON) can leverage several features that enable the conversions captured by SYSMON to be more convenient to use.

- **Averaging**—Each channel can be uniquely enabled with an averaging rate of 2, 4, 8, and 16 conversions.
- **Max/Min Tracking**—Each channel stores the maximum and minimum samples captured by the SYSMON since the last reset.
- **Alarms**—Up to 160 channels can be configured to assert alarms and interrupts based on user-defined thresholds.

In addition, the temperature monitor channel can be configured to trigger a shutdown of the system when the device is operating in an unexpected or undesired temperature range.

---

## Averaging

Averaging can be used to filter ADC voltage samples. All SYSMON channels can independently have averaging enabled, but must share the same averaging level of 2, 4, 8, or 16 samples. Channels that have averaging enabled only have the results register updated when an averaging sequence is complete (i.e., once every 2, 4, 8, or 16 samples). All other features that use sensor readings only act on an averaged value, not individual samples, when averaging is enabled.

Although all voltage channels must share the same averaging level, the temperature sensor has an optimized fixed averaging level of 8.

---

## Maximum/Minimum Tracking


The SYSMON maintains a pair of registers for each enabled channel to store the maximum and minimum values sampled since the last reset. If a given channel has averaging enabled, the maximum and minimum registers only update with averaged noise-filtered readings, rather than the max/min for a single sample. With the STATUS\_RESET register, individual supplies' maximum and minimum registers can be uniquely reset.

# Alarms

All channels in the SYSMON can be used to assert one of the 160 available alarms in the system. Upper and lower alarm level thresholds can be configured to assert alarms at user-defined levels.

In the Control, Interface, and Processing IP, alarms can be enabled on selected channels. Alarms enabled for voltage monitoring use Window mode, in which the alarm is asserted if a reading falls above the upper threshold or below the lower threshold (referred to as Window mode).

Figure 11: Voltage Alarm Behavior



X22691-051320


If averaging has been enabled for a channel, an alarm only asserts on an averaged value, not on a single sample.

## Temperature Alarms

Because temperature concerns tend to be related to over-temperature, the Temperature Alarm adds an option to assert the alarm in a mode called Hysteresis mode. Hysteresis mode asserts the alarm above a high temperature threshold, but uses the lower alarm threshold to deassert the alarm. This can be convenient in applications that reduce device function at high temperature only to resume when a sufficiently cool device temperature is achieved.

See the following temperature alarm behavior diagram for an illustration of the alarm assertion behavior. As with voltage mode alarms, averaged values trigger alarm behavior.

Figure 12: Temperature Alarm Modes



## Over-Temperature Shutdown

When the device temperature exceeds a user-defined temperature (125°C by default), the over-temperature (OT) alarm becomes active. When OT shutdown is enabled, the OT alarm in the PMC asserts to indicate over-temperature condition has occurred. When the platform loader and manager (PLM) software/firmware is used, the OT alarm asserts System Reset (SRST) to reduce the system power by disabling PL logic. When in shutdown, the SYSMON continues to operate until the device temperature falls below the user-defined lower threshold at which point the PLM controls bringing the system out of reset.

# Setting Up the System Monitor

---

## Application Guidelines

The SYSMON is a precision analog measurement system based on a 10-bit analog-to-digital converter (ADC) with an LSB size approximately equal to 1 mV. To achieve the best possible performance and accuracy with all measurements (both on-chip and external), several dedicated pins for the ADC reference and power supply are provided. When connecting these pins, follow the guidelines in this chapter to ensure the best possible performance from the ADC. This chapter outlines the basic design guidelines to consider as part of the requirements for board design.

### Reference Inputs ( $V_{REFP}$ and $V_{REFN}$ )

These high-impedance inputs are used to deliver a differential reference voltage for the analog-to-digital conversion process. The ADC is only as accurate as the reference provided. Errors in the reference voltage affect the accuracy of absolute measurements for both on-chip sensors and external channels. Noise on the reference voltage also adds noise to the ADC conversion and results in more code transition noise or poorer than expected SNR. For typical usage, the reference voltage between  $V_{REFP}$  and  $V_{REFN}$  should be maintained at  $1.024V \pm 0.2\%$  using an external reference IC. Reference voltage ICs that deliver 1.024V are widely available from several vendors.



**RECOMMENDED:** *The 1.024V reference should be placed as close as possible to the reference pins and connected directly to the  $V_{REFP}$  input, using the decoupling capacitors recommended in the reference IC data sheet. The recommended reference connections are illustrated in [SYSMON Supply and Reference Requirements](#).*

The SYSMON also has an on-chip reference option that is selected by connecting  $V_{REFP}$  and  $V_{REFN}$  to ADCGND as shown in the following figure. Both the on-chip reference and external reference provide similar measurement performance. The performance with on-chip and internal reference are specified in the [Versal ACAP Data Sheets](#).


## Analog Power Supply and Ground

The analog power supply ( $V_{\text{CCAUX\_SMON}}$ ) and ground ( $\text{GND\_SMON}$ ) inputs provide the power supply and ground reference for the analog circuitry in the SYSMON. A common mechanism for the coupling of noise into an analog circuit is from the power supply and ground connections. Excessive noise on the analog supply or ground reference affects the ADC measurement accuracy. For example, I/O switching activity can cause significant disturbance of the digital ground reference plane. Thus, it is not advisable to use the digital ground as an analog ground reference for SYSMON.

Similarly, for the digital supplies for the interconnect logic, high switching rates easily result in high-frequency voltage variations on the supply, even with decoupling. To mitigate these effects on ADC performance, a dedicated supply and ground reference is provided. The following figure illustrates how to use the 1.5V  $V_{\text{CCAUX\_PMC}}$  supply to power the analog circuitry.  $V_{\text{CCAUX\_PMC}}$  is filtered using a low-pass network. The filter design depends on the ripple and ripple frequency (if any) on the  $V_{\text{CCAUX\_PMC}}$  supply if, for example, a switching regulator is used. There is also a power-supply rejection specification for the external reference circuit to consider. The filtering should ensure no more than 1 LSB (1 mV) of noise on the reference output to minimize any impact on ADC accuracy at 10 bits. Depending on the ripple frequency of the supply, a 10–20  $\mu\text{H}$  inductor might be better than a ferrite bead. If the low-pass network filtering of  $V_{\text{CCAUX\_PMC}}$  contains more than 1 LSB of noise, an additional regulator might be required (for example, ADP123). See *XADC Layout Guidelines* ([XAPP554](#)) for additional details.

In mixed-signal designs it is common practice to use a separate analog ground plane for analog circuits to isolate the analog and digital ground return paths to the supply. Common ground impedance is a mechanism for noise coupling and needs to be carefully considered when designing the PCB. Although a separate analog ground plane is recommended for 10-bit operation, it is often not possible or practical to implement a separate analog ground plane in a design. For example, if only the on-chip sensors are used, one low-cost solution is to isolate  $V_{\text{REFN}}$  and  $\text{GND\_SMON}$  ground references (such as a trace) from the digital ground (plane) using a ferrite bead as shown in the following figure.

Figure 13: SYSMON Pinout Requirements



**IMPORTANT!** It is also important to place the 100 nF decoupling capacitors as close as possible to the package balls to minimize inductance between the decoupling and package balls.

The ferrite bead behaves like a resistor at high frequencies and functions as a lossy inductor. The ferrite helps provide high frequency isolation between digital and analog grounds. The reference IC maintains a 1.024V difference between  $V_{REFP}$  and  $V_{REFN}$ . The ferrite offers little resistance to the analog DC return current. The reference inputs should be routed as a tightly coupled differential pair from the reference IC to the package pins. If routed on the same signal layer, the supply and analog ground traces ( $V_{CCAUX\_SMON}$  and  $GND\_SMON$ ) must be used to shield the reference inputs because they have a higher tolerance to any coupled noise.

## Analog Input Description

In Versal architecture, the SYSMON analog input channels consist of a sampling switch and sampling capacitor used to acquire the analog input signal for a conversion. During the ADC acquisition phase, the sample switch is closed and the sampling capacitor is charged up to the voltage of the analog input. The sampled signal must settle during the acquisition phase, which is 1.6  $\mu\text{s}$ , with an additional sampling period (3.4  $\mu\text{s}$ ) of settling time present when using the external multiplexer mode. The ADC has 10-bit resolution, so to allow for margin, 12-bit settling of the input signal is targeted during the acquisition phase. To ensure adequate settling time, a maximum total source impedance of 60 k $\Omega$  for dedicated and auxiliary inputs and 190 k $\Omega$  for external MUX mode must be used to ensure adequate settling times. When using an anti-aliasing filter, note that the impedance of the filter adds to the source impedance so care must be taken to ensure that the total remains within the limit. See [Considerations for External Analog Inputs](#) for additional details on determining a safe source impedance.

**Table 3: Recommended Source Impedance Values**

Analog Input Type	Max Source Impedance	Acquisition Phase Time
Dedicated Input	60 k $\Omega$	1.6 $\mu\text{s}$
Auxiliary Input	60 k $\Omega$	1.6 $\mu\text{s}$
External Multiplexer Mode	190 k $\Omega$	5.0 $\mu\text{s}$

Any additional external resistance, such as the anti-alias filter or resistor divider, increases the acquisition time requirement due to the increased RMUX value in the first equation. When using an anti-aliasing filter, the additional loading it presents to the input signal reduces the max source impedance, to achieve 12b settling, to 700 $\Omega$  for auxiliary inputs and 450 $\Omega$  for external MUX mode, as summarized in the following table.

**Table 4: Recommended Source Impedance Values for Circuits Leveraging an Anti-Alias Filter**


Analog Input Type	Max Total Source Impedance
Dedicated Input	700 $\Omega$
Auxiliary Input	700 $\Omega$
External Multiplexer Mode	450 $\Omega$

For more information and design considerations for driving the ADC inputs, see *Driving the Xilinx Analog-to-Digital Converter* ([XAPP795](#)).

## Considerations for External Analog Inputs

The analog inputs are high-impedance differential inputs. The differential input scheme enables the rejection on common mode noise on any externally applied analog-input signal. The input AC impedance is typically determined by the sensor, the output impedance of the driving circuitry, or other external components because of the high impedance of each input (such as  $V_P$  and  $V_N$ ). The following figure illustrates a simple resistor divider network that is used to monitor and reduce a higher voltage supply rail to be compatible with the ADC input voltage range in unipolar input mode. To ensure that noise coupled onto the analog inputs is common to both inputs (reduce differential noise), the impedance on each input must be matched. Analog-input traces on the PCB must also be routed as tightly coupled differential pairs.

Figure 14: Anti-Alias Filter and Voltage Attenuation



X22540-042719

Also shown in the figure above is a low-pass filter network at the analog differential inputs. This filter network is commonly referred to as the anti-alias filter and must be placed as close as possible to the package pins. The sensor can be placed remotely from the package as long as the differential input traces are closely coupled. The anti-alias filter attenuates high-frequency signal components entering the ADC where they could be sampled and aliased, resulting in ADC measurement corruption. As shown in the figure above, resistors  $R_1$  and  $R_2$  can divide the 10V supply down to 0.5V to work with the SYSMON.  $R_5$  has been impedance matched to the parallel resistance of  $R_1$  and  $R_2$ . See *Driving the Xilinx Analog-to-Digital Converter (XAPP795)* for additional details. A discussion of aliasing in sampled systems is beyond the scope of this document.

## Over and Under Voltages

The input voltage can exceed  $V_{CCAUX\_SMON}$  (1.5V) or go below  $GND\_SMON$  by as much as 100 mV without damage to the SYSMON. A current-limiting resistor of at least 100 $\Omega$  must be placed in series with the analog inputs to limit the current to 1 mA. The resistors in the anti-alias filters fulfill this requirement. If the analog input range (1V) is exceeded, the ADC output code clips at the maximum output code.

---

## Configuring the SYSMON

The System Monitor being a block contained in the platform management controller (PMC), Control, Interface, and Processing System (CIPS) IP in Vivado tools are used to enable and configure the SYSMON. The tools provide a GUI interface to enable channels and set options discussed in this manual. The tools are device-aware and only present channels available to monitor because not all devices have the same resources to monitor.

The CIPS IP provides a GUI interface to set alarms, enable averaging, and set I2C/PMBus slave addresses. The IP also defines the mapping of the sensor to the memory-mapped register locations. Software drivers are provided as part of the Vitis™ unified software platform to simplify software access to the SYSMON.

# SYSMON Registers

Unlike previous generations, the SYSMON in the Versal™ device does not have fixed register mapping for configuring or reading results from the SYSMON. To accommodate a large variety of sensors in different devices, the SYSMON contains memory-mapped registers that are configured by the Control, Interface, and Processing IP in Vivado tools. The IP is responsible for assigning attributes and results related to a register to a specific memory location. With up to 160 channels of memory-mapped registers, the SYSMON is capable of storing results for a large variety of sensor results.

## Channel Registers

Each channel enabled by the Control, Interface, and Processing IP provides three registers of information: Current DATA sample, the maximum sample captured, and the minimum sample captured. The IP and associated SYSMON software drivers can be used to help identify and capture data from all three registers. For each voltage channel, the IP automatically assigns a mapping for a given channel number from 0 to 159. The channel number stores current conversions, minimum, and maximum conversions in the SUPPLY<sub>n</sub>, SUPPLY<sub>n</sub>\_MIN, and SUPPLY<sub>n</sub>\_MAX registers, where n is the channel defined by the IP configuration register. For the temperature channels, DEVICE\_TEMP, DEVICE\_TEMP\_MIN, and DEVICE\_TEMP\_MAX store the conversion information. The DEVICE\_TEMP\_MIN captures the lowest reading since reset (see STATUS\_RESET) and DEVICE\_TEMP\_MAX captures the highest DEVICE\_TEMP reading since reset (see STATUS\_RESET). As each channel finishes a conversion or averaging cycles, the user is alerted the the NEW\_DATA\_FLAG<sub>n</sub> register or the NEW\_DATA<sub>n</sub> interrupt register. See [Chapter 3: Analog Channels](#) for details on the format of the conversions.

## Alarms and Interrupts

There are six 32-bit register-mapped locations: ALARM\_FLAG0, ALARM\_FLAG1, ALARM\_FLAG2, ALARM\_FLAG3, ALARM\_FLAG4 and ALARM\_FLAG5 that maintain the current voltage alarm assertions for each of the 160 user channel alarms in the SYSMON. Each SYSMON alarm register has the ability to enable an interrupt register. All access to interrupt registers must be made through the SYSMON software drivers.

# I2C or PMBus Interface

The SYSMON provides two different external command interfaces. Although I2C and PMBus modes leverage similar I2C transport structures, PMBus mode leverages the standard PMBus command interface. The SYSMON I2C and PMBus address and MIO/EMIO pin locations are configurable through the Control, Interface, and Processing IP and allows access to the SYSMON. The SYSMON I2C/PMBus interfaces are not available before the SYSMON is configured. The SYSMON address can only be configured in the Control, Interface, and Processing IP.



---

**IMPORTANT!** *Neither I2C nor PMBus interfaces are active before the SYSMON is configured to enable the interface.*

---

---


## I2C Interface

The SYSMON located in the master super logic region (SLR) acts as a slave to the I2C interface. The I2C interface must be enabled and configured by the Control, Interface, and Processing IP in Vivado<sup>®</sup> tools. The SYSMON I2C slave address is user-defined through the Processor IP.

Access to the control and status registers is provided using I2C Write and Read transfers. I2C transfers data by the byte starting with the lowest byte first. Within the byte, the MSB is transferred first as shown in the following figure. I2C uses open-collector signaling, which allows bidirectional data on I2C\_SDA. The following figure shows how I2C\_SDA and I2C\_SCLK are used to send a write to the SYSMON. The master and slave devices control the I2C interface at different times during a transfer because I2C\_SDA is bidirectional. Data is transmitted eight bits at a time with an acknowledge from the receiving device every eight bits. The transfer ends with the master device terminating the transfer with a stop command.

An I2C transfer packet consists of 56 bits that define the transaction type, the 16-bit memory-mapped register address, and a 32-bit data portion. A SYSMON I2C command has the structure shown in the following figure.

Figure 15: 56-bit I2C Command Format




X22439-110119

## I2C Transfers

The following figures illustrate a SYSMON I2C Write and a SYSMON I2C Read.


### I2C\_Read and I2C\_Write

Figure 16: I2C Write Instruction Example



X22443-031019

Figure 17: I2C Read Instruction Example



X22442-031019

Table 5: Command Description

Command	Description
$S_M$ or $S_{rM}$	Start or repeated start (there is no stop before repeated start) - master to slave
$A_M[6:0]$	7-bit slave address - master to slave
$ACK_S$	0, acknowledgment - slave to master
$ACK_M$	0, acknowledgment - master to slave
$NACK_M$	1, not acknowledgment - master to slave
$D_M$	See the figure above for 56-bit I2C command format sent 8 bits at a time
$D_S$	32-bit command response sent 8 bits at a time
$P_M$	Stop - master to slave

## PMBus Interface

For applications supporting the PMBus power system protocol specification, the SYSMON adds the SMBALERT output as described in the PMBus specification. This optional pin provides an interrupt output and supports alert response address (ARA) functionality as defined by the PMBus specification.



**IMPORTANT!** *The SMBALERT continues to be asserted while the failing condition exists.*

## PMBus Transfer Commands

Table 6: PMBus Transfer Commands

Code	Command	Description	Transaction Type	Local Register Name	Data Bytes (Format)	Scope
00h	PAGE	Selects the supply for the single supply commands (Scope = PAGE).	Read Write	PMBUS_PAGE	1	COMMON
03h	CLEAR_FAULTS	Clears all fault bits in all status registers simultaneously. At the same time, the device negates (clears, releases) its SMBALERT# signal output if the device is asserting the SMBALERT.	Write	ALL PMBUS STATUS REG	0	COMMON
19h	CAPABILITY	Allows host to identify key capabilities of PMBus device, i.e., PEC support, max bus speed, SMBALERT support. Returns 0x30.	Read		1	COMMON
20h	VOUT_MODE	To set and query the data format used by device for output voltage related data.	Read Write		1	COMMON
40h	VOUT_OV_FAULT_LIMIT	Sets the over-voltage value that causes an output over-voltage fault.	Read Write	Upper threshold register for the supply addressed by PAGE setting.	2 (LINEAR16)	COMMON
44h	VOUT_UV_FAULT_LIMIT	Sets the under-voltage value that causes an output over-voltage fault.	Read Write	Lower threshold register for the supply addressed by PAGE setting.	2 (LINEAR16)	COMMON

Table 6: PMBus Transfer Commands (cont'd)

Code	Command	Description	Transaction Type	Local Register Name	Data Bytes (Format)	Scope
4Fh	OT_FAULT_LIMIT	Command sets the temperature of the unit at which it should indicate an over temperature fault OT	Read Write		2 (LINEAR11)	COMMON
51h	OT_WARNING_LIMIT	Command sets the temperature of the unit at which it should indicate an over temperature warning ALM_OV[0].	Read Write		2 (LINEAR11)	COMMON
52h	UT_WARNING_LIMIT	Command sets the temperature of the unit at which it should indicate an under temperature warning ALM_UV[0].	Read Write		2 (LINEAR11)	COMMON
53h	UT_FAULT_LIMIT	Command sets the temperature of the unit at which it should indicate an under temperature fault UT.	Read Write		2 (LINEAR11)	COMMON
78h	STATUS_BYTE	Command returns one byte of information with a summary of the most critical faults.	Read		1	COMMON
79h	STATUS_WORD	Command returns two bytes of information with a summary of the unit's fault condition.	Read		2	COMMON
7Ah	STATUS_VOUT	Command returns one byte representing VOUT status.	Read Write		1	PAGE
7Dh	STATUS_TEMPERATURE	Command returns temperature status.	Read Write		1	COMMON
7Eh	STATUS_CML	Command returns communication, logic, and memory status.	Read Write		1	COMMON
8Bh	READ_VOUT	Command returns the actual, measured (not commanded) output voltage in the LINEAR16 format.	Read		2 (LINEAR16)	PAGE
8Dh	READ_TEMPERATURE_1	Command returns temperature readings.	Read		2 (LINEAR11)	COMMON
98h	PMBUS_REVISION	PMBUS_REVISION command stores or reads the revision of the PMBus to which the device is compliant.	Read		1	COMMON

Table 6: PMBus Transfer Commands (cont'd)

Code	Command	Description	Transaction Type	Local Register Name	Data Bytes (Format)	Scope
99h	MFR_ID	PMBUS_REVISION command reads the Xilinx manufacturer's ID.	Read		3	COMMON
9Ah	MFR_MODEL	The command is used to read the manufacturer's model number of the part.	Read		3	COMMON
9Bh	MFR_REVISION	The command is used to either set or read the manufacturer's revision number.	Read		2	COMMON
D0h	MFR_SPECIFIC_D0	(MFR_SELECT_REG) A manufacturer-specific command to program config and sequence registers. The command is used to select memory-mapped registers.	Read Write		2	COMMON
D1h	MFR_SPECIFIC_D1	(MFR_ACCESS_REG) Read or write data on the selected register.	Read Write		4	COMMON
D2h	MFR_SPECIFIC_D2	(MFR_READ_VOUT_MAX) A manufacturer-specific command. Reads maximum recorded value for the selected supply.	Read		2 (SLINEAR16)	PAGE
D3h	MFR_SPECIFIC_D3	(MFR_READ_VOUT_MIN) A manufacturer-specific command. Reads minimum recorded value for the selected supply.	Read		2 (SLINEAR16)	PAGE
D4h	MFR_SPECIFIC_D4	(MFR_VOUT_OV_FAULT_LIMIT) Command sets the value of the output voltage measured at the sensor that causes an output over-voltage fault.	Read Write		2 (SLINEAR16)	PAGE
D5h	MFR_SPECIFIC_D5	(MFR_VOUT_UV_FAULT_LIMIT) Command sets the value of the output voltage at the sensor or output pins that cause an output under-voltage fault.	Read Write		2 (SLINEAR16)	PAGE
D6h	MFR_SPECIFIC_D6	(MFR_READ_TEMP_MAX) A manufacturer-specific command. Reads max recorded value for the device temperature.	Read		2 (LINEAR11)	PAGE

Table 6: PMBus Transfer Commands (cont'd)

Code	Command	Description	Transaction Type	Local Register Name	Data Bytes (Format)	Scope
D7h	MFR_SPECIFIC_D7	(MFR_READ_TEMP_MIN) A manufacturer-specific command. Reads the minimum recorded value for the device temperature.	Read		2 (LINEAR11)	PAGE
D8h	MFR_SPECIFIC_D8	(MFR_RESET_TEMP) Command resets the minimum and maximum recorded device temperatures.	Write		0	COMMON
D9h	MFR_SPECIFIC_9	(MFR_READ_VOUT) Command returns the actual, measured (not commanded) output voltage in the SLINEAR16 format.	Read		2 (SLINEAR16)	PAGE
DAh	MFR_RESET_SUPPLY	(MFR_RESET_SUPPLY) Command resets the minimum and maximum recorded voltages for all supplies.	Write		0	COMMON

## Command Description

Table 7: Command Description

Command	Description
$S_M$ or $Sr_M$	Start or repeated start (there is no stop before repeated start) – master to slave
$A_M[6:0]$	7-bit slave address – master to slave
$CMD_M[7:0]$	8-bit PMBus command code
$ACK_S$	0, acknowledgment – slave to master
$ACK_M$	0, acknowledgment – master to slave
$NACK_M$	1, not acknowledgment – master to slave
$D[7:0]$ or $D[15:0]$	Logical register/SYSMON register address
$P_M$	Stop – master to slave

## PMBus Data Formats

The SYSMON supports different data formats depending on commands. LINEAR16 format commands are for voltages using the PMBus format. LINEAR11 format commands are for temperatures using the PMBus format and one- to four-byte transfers. This section explains how the different data formats should be used for the SYSMON.

### LINEAR16 Format

LINEAR16 is based on 16-bit unsigned value as described in the following equation.

$$\text{LINEAR16} = M \times 2^{-14}$$

For example, to set VOUT\_OV\_FAULT\_LIMIT to 0.979V, 3EA8h is written for command 40h. From the following table, high byte = 3E and low byte = A8h. To set VOUT\_UV\_FAULT\_LIMIT to 0.922V, 3B02h is set to command 44h.

Table 8: LINEAR16 Data

High Byte								Low Byte							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M (16-bit, unsigned)															

### SLINEAR16

SLINEAR16 is based on 16-bit signed value as described in the following equation.

$$\text{SLINEAR16} = M \times 2^{-15}$$

Table 9: SLINEAR16 Data

High Byte								Low Byte							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M (16-bit, signed)															

The 8-bit data contains the 3-bit mode setting, 000b for linear, and a 5-bit exponent setting as shown in the following table. The three mode bits must always be 000b, and the 5-bit exponent is -14 for LINEAR16 and -15 for SLINEAR16.

Table 10: VOUT\_MODE Data Byte for LINEAR16 (Code 20h)

Mode (linear)			Exponent (-14)				
7	6	5	4	3	2	1	0
0	0	0	1	0	0	1	0

### Linear11 Format

For temperature values for PMBus commands, the SYSMON uses the following equation.

$$\text{LINEAR11} = M \times 2^N$$

For LINEAR11, M is an 11-bit, twos complement value as shown in the following table. N is a 5-bit, twos complement exponential value. For example, N = 00h and M = 50h (with a resulting 16-bit register value of 0050h) is used to set the temperature to 80°C. N = 00h and M = 7ECh (with a resulting 16-bit register value of 07ECh) is used to set the temperature for -20°C. To set the temperature to 80.125°C, set N = 1Dh and M = 281h (with a resulting 16-bit register value of EA81h).


Table 11: Linear11 Data

High Byte							Low Byte								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N (5-bit, twos complement)					M (11-bit, twos complement)										

## PMBus Example

The following diagram illustrates a typical PMBus command.

Figure 18: Typical PMBus Command



X22445-031019

Table 12: SYSMON PMBus Label Descriptions

Command	Description
$S_M$	Start command - master to slave
$A_M[6:0]$	7-bit I2C slave address - master to slave
$R/W_M$	Read (1) / Write (0) command - master to slave
$ACK_S$	Acknowledge - slave to master
$D_M[7:0]$ , DATA BYTE[MSB:LSB]	56-bit SYSMON write command sent in bytes separated by ACKs
$S_{rM}$	Repeated start command - master to slave
$D_S[7:0]$ , DATA BYTE[MSB:LSB]	32-bit SYSMON read data sent in bytes separated by $ACK_M$
$ACK_M$	Acknowledge - master to slave
$NACK_M$	Not acknowledge - master to slave
$P_M$	Stop command - master to slave

Many PMBus commands require multiple byte read and write commands. The following diagram illustrates a general overview of the various sized commands supported by SYSMON.

Figure 19: Command Sequences




X22444-032319

## Connecting I2C or PMBUS through SelectIO (PL) Package Pins

In the CIPS wizard, MIO or EMIO ports can be selected for I2C or PMBUS port assignments. CIPS automatically handles the connection of MIO pins and provides ports to the IP instance when the I2C or PMBUS interface is desired to be connected through SelectIO pins in the PL portion of the device.

As shown in the following figure, two bidirectional package pins are required for the I2C while PMBUS has an additional output pin (SMBALERT). The SMBALERT pin provides an interrupt output and supports alert response address (ARA) functionality as defined by the PMBUS specification.

Figure 20: Connecting I2C/PMBUS to SelectIO Package Pins



X24001-051820

# Additional Resources and Legal Notices

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

---

## Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado® IDE, select **Help** → **Documentation and Tutorials**.
- On Windows, select **Start** → **All Programs** → **Xilinx Design Tools** → **DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

**Note:** For more information on DocNav, see the [Documentation Navigator](#) page on the Xilinx website.

---

## References

These documents provide supplemental material useful with this guide:

1. *XADC Layout Guidelines* ([XAPP554](#))
2. *Driving the Xilinx Analog-to-Digital Converter* ([XAPP795](#))
3. Versal ACAP data sheets
  - *Versal Architecture and Product Data Sheet: Overview* ([DS950](#))
  - *Versal Prime Series Data Sheet: DC and AC Switching Characteristics* ([DS956](#))
  - *Versal AI Core Series Data Sheet: DC and AC Switching Characteristics* ([DS957](#))

---

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING

OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.

### **Copyright**

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.