# Spartan-3A and Spartan-3A DSP Libraries Guide for Schematic Designs

UG614 (v14.7) October 2, 2013





Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

© Copyright 2002-2013 Xilinx Inc. All rights reserved. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



# Chapter 1

# Introduction

This schematic guide is part of the ISE documentation collection. A separate version of this guide is available if you prefer to work with HDL.

This guide contains the following:

- Introduction.
- A list of *retargeted elements*.
- A list of design elements supported in this architecture, organized by functional categories.
- Individual descriptions of each available primitive.

#### **About Design Elements**

This version of the Libraries Guide describes design elements available for Spartan®-3A and Spartan®-3A DSP devices. There are several categories of design elements:

- **Retargeted Elements** These elements are automatically changed by the ISE software tools when they are used in this architecture. Retargeting ensures that your design takes advantage of the latest circuit design advances.
- **Primitives** The simplest design elements in the Xilinx libraries. Primitives are the design element "atoms." Examples of Xilinx primitives are the simple buffer, BUF, and the D flip-flop with clock enable and clear, FDCE.
- Macros The design element "molecules" of the Xilinx libraries. Macros can be created from the design element primitives or macros. For example, the FD4CE flip-flop macro is a composite of 4 FDCE primitives.

Xilinx maintains software libraries with hundreds of functional design elements (macros and primitives) for different device architectures. New functional elements are assembled with each release of development system software. This guide is one in a series of architecture-specific libraries.



# Chapter 2

# **Functional Categories**

This section categorizes, by function, the circuit design elements described in detail later in this guide. The elements (*primitives* and *macros*) are listed in alphanumeric order under each functional category.

Arithmetic	Flip Flop	LUT
Buffer	General	Memory
Carry Logic	IO	Mux
Comparator	IO FlipFlop	Shift Register
Counter	IO Latch	Shifter
DDR Flip Flop	Latch	
Decoder	Logic	

Design Element	Description
ACC16	Macro: 16-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset
ACC4	Macro: 4-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset
ACC8	Macro: 8-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset
ADD16	Macro: 16-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow
ADD4	Macro: 4-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow
ADD8	Macro: 8-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow
ADSU16	Macro: 16-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow
ADSU4	Macro: 4-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow
ADSU8	Macro: 8-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow
DSP48A	Primitive: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block

#### Arithmetic

Design Element	Description
MULT18X18SIO	Primitive: 18 x 18 Cascadable Signed Multiplier with Optional Input and Output Registers, Clock Enable, and Synchronous Reset

#### Buffer

Design Element	Description
BUF	Primitive: General Purpose Buffer
BUFCF	Primitive: Fast Connect Buffer
BUFG	Primitive: Global Clock Buffer
BUFGCE	Primitive: Global Clock Buffer with Clock Enable
BUFGCE_1	Primitive: Global Clock Buffer with Clock Enable and Output State 1
BUFGMUX	Primitive: Global Clock MUX Buffer
BUFGMUX_1	Primitive: Global Clock MUX Buffer with Output State 1

#### **Carry Logic**

Design Element	Description
MUXCY	Primitive: 2-to-1 Multiplexer for Carry Logic with General Output
MUXCY_D	Primitive: 2-to-1 Multiplexer for Carry Logic with Dual Output
MUXCY_L	Primitive: 2-to-1 Multiplexer for Carry Logic with Local Output
XORCY	Primitive: XOR for Carry Logic with General Output
XORCY_D	Primitive: XOR for Carry Logic with Dual Output
XORCY_L	Primitive: XOR for Carry Logic with Local Output

#### Comparator

Design Element	Description
COMP16	Macro: 16-Bit Identity Comparator
COMP2	Macro: 2-Bit Identity Comparator
COMP4	Macro: 4-Bit Identity Comparator
COMP8	Macro: 8-Bit Identity Comparator
COMPM16	Macro: 16-Bit Magnitude Comparator
COMPM2	Macro: 2-Bit Magnitude Comparator
COMPM4	Macro: 4-Bit Magnitude Comparator
COMPM8	Macro: 8-Bit Magnitude Comparator
COMPMC16	Macro: 16-Bit Magnitude Comparator
COMPMC8	Macro: 8-Bit Magnitude Comparator

Design Element	Description
CB2CE	Macro: 2-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CB2CLE	Macro: 2-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear
CB2CLED	Macro: 2-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear
CB2RE	Macro: 2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset
CB4CE	Macro: 4-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CB4CLE	Macro: 4-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear
CB4CLED	Macro: 4-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear
CB4RE	Macro: 4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset
CC16CE	Macro: 16-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CC16CLE	Macro: 16-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CC16CLED	Macro: 16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear
CC16RE	Macro: 16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset
CC8CE	Macro: 8-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CC8CLE	Macro: 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear
CC8CLED	Macro: 8-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear
CC8RE	Macro: 8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset
CD4CE	Macro: 4-Bit Cascadable BCD Counter with Clock Enable and Asynchronous Clear
CD4CLE	Macro: 4-Bit Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear
CD4RE	Macro: 4-Bit Cascadable BCD Counter with Clock Enable and Synchronous Reset
CD4RLE	Macro: 4-Bit Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset
CJ4CE	Macro: 4-Bit Johnson Counter with Clock Enable and Asynchronous Clear
CJ4RE	Macro: 4-Bit Johnson Counter with Clock Enable and Synchronous Reset
CJ5CE	Macro: 5-Bit Johnson Counter with Clock Enable and Asynchronous Clear

Counter

Design Element	Description
CJ5RE	Macro: 5-Bit Johnson Counter with Clock Enable and Synchronous Reset
CJ8CE	Macro: 8-Bit Johnson Counter with Clock Enable and Asynchronous Clear
CJ8RE	Macro: 8-Bit Johnson Counter with Clock Enable and Synchronous Reset

#### **DDR Flip Flop**

Design Element	Description
IDDR2	Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset
ODDR2	Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset

Design Element	Description
D2_4E	Macro: 2- to 4-Line Decoder/Demultiplexer with Enable
D3_8E	Macro: 3- to 8-Line Decoder/Demultiplexer with Enable
D4_16E	Macro: 4- to 16-Line Decoder/Demultiplexer with Enable
DEC_CC16	Macro: 16-Bit Active Low Decoder
DEC_CC4	Macro: 4-Bit Active Low Decoder
DEC_CC8	Macro: 8-Bit Active Low Decoder
DECODE16	Macro: 16-Bit Active-Low Decoder
DECODE32	Macro: 32-Bit Active-Low Decoder
DECODE4	Macro: 4-Bit Active-Low Decoder
DECODE64	Macro: 64-Bit Active-Low Decoder
DECODE8	Macro: 8-Bit Active-Low Decoder

#### Decoder

#### Flip Flop

Design Element	Description
FD	Primitive: D Flip-Flop
FD_1	Primitive: D Flip-Flop with Negative-Edge Clock
FD16CE	Macro: 16-Bit Data Register with Clock Enable and Asynchronous Clear
FD16RE	Macro: 16-Bit Data Register with Clock Enable and Synchronous Reset
FD4CE	Macro: 4-Bit Data Register with Clock Enable and Asynchronous Clear
FD4RE	Macro: 4-Bit Data Register with Clock Enable and Synchronous Reset

Send Feedback

Design Element	Description
FD8CE	Macro: 8-Bit Data Register with Clock Enable and Asynchronous Clear
FD8RE	Macro: 8-Bit Data Register with Clock Enable and Synchronous Reset
FDC	Primitive: D Flip-Flop with Asynchronous Clear
FDC_1	Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Clear
FDCE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear
FDCE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Clear
FDCP	Primitive: D Flip-Flop with Asynchronous Preset and Clear
FDCP_1	Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Preset and Clear
FDCPE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset and Clear
FDCPE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear
FDE	Primitive: D Flip-Flop with Clock Enable
FDE_1	Primitive: D Flip-Flop with Negative-Edge Clock and Clock Enable
FDP	Primitive: D Flip-Flop with Asynchronous Preset
FDP_1	Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Preset
FDPE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset
FDPE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset
FDR	Primitive: D Flip-Flop with Synchronous Reset
FDR_1	Primitive: D Flip-Flop with Negative-Edge Clock and Synchronous Reset
FDRE	Primitive: D Flip-Flop with Clock Enable and Synchronous Reset
FDRE_1	Primitive: D Flip-Flop with Negative-Clock Edge, Clock Enable, and Synchronous Reset
FDRS	Primitive: D Flip-Flop with Synchronous Reset and Set
FDRS_1	Primitive: D Flip-Flop with Negative-Clock Edge and Synchronous Reset and Set
FDRSE	Primitive: D Flip-Flop with Synchronous Reset and Set and Clock Enable
FDRSE_1	Primitive: D Flip-Flop with Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable
FDS	Primitive: D Flip-Flop with Synchronous Set
FDS_1	Primitive: D Flip-Flop with Negative-Edge Clock and Synchronous Set

Design Element	Description
FDSE	Primitive: D Flip-Flop with Clock Enable and Synchronous Set
FDSE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Synchronous Set
FJKC	Macro: J-K Flip-Flop with Asynchronous Clear
FJKCE	Macro: J-K Flip-Flop with Clock Enable and Asynchronous Clear
FJKP	Macro: J-K Flip-Flop with Asynchronous Preset
FJKPE	Macro: J-K Flip-Flop with Clock Enable and Asynchronous Preset
FJKRSE	Macro: J-K Flip-Flop with Clock Enable and Synchronous Reset and Set
FJKSRE	Macro: J-K Flip-Flop with Clock Enable and Synchronous Set and Reset
FTC	Macro: Toggle Flip-Flop with Asynchronous Clear
FTCE	Macro: Toggle Flip-Flop with Clock Enable and Asynchronous Clear
FTCLE	Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Clear
FTCLEX	Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Clear
FTP	Macro: Toggle Flip-Flop with Asynchronous Preset
FTPE	Macro: Toggle Flip-Flop with Clock Enable and Asynchronous Preset
FTPLE	Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Preset
FTRSE	Macro: Toggle Flip-Flop with Clock Enable and Synchronous Reset and Set
FTRSLE	Macro: Toggle/Loadable Flip-Flop with Clock Enable and Synchronous Reset and Set
FTSRE	Macro: Toggle Flip-Flop with Clock Enable and Synchronous Set and Reset
FTSRLE	Macro: Toggle/Loadable Flip-Flop with Clock Enable and Synchronous Set and Reset

#### General

Design Element	Description
BSCAN_SPARTAN3A	Primitive: Spartan®-3A JTAG Boundary Scan Logic Access Circuit
CAPTURE_SPARTAN3A	Primitive: Spartan®-3A Register State Capture for Bitstream Readback
DNA_PORT	Primitive: Device DNA Data Access Port
DCM_SP	Primitive: Digital Clock Manager
GND	Primitive: Ground-Connection Signal Tag
ICAP_SPARTAN3A	Primitive: Internal Configuration Access Port

Design Element	Description
KEEPER	Primitive: KEEPER Symbol
PULLDOWN	Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs
PULLUP	Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs
STARTUP_SPARTAN3A	Primitive: Spartan®-3A Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface
VCC	Primitive: VCC-Connection Signal Tag

#### 10

Design Element	Description
IBUF	Primitive: Input Buffer
IBUF_DLY_ADJ	Primitive: Dynamically Adjustable Input Delay Buffer
IBUFDS	Primitive: Differential Signaling Input Buffer
IBUFDS_DLY_ADJ	Primitive: Dynamically Adjustable Differential Input Delay Buffer
IBUF16	Macro: 16-Bit Input Buffer
IBUF4	Macro: 4-Bit Input Buffer
IBUF8	Macro: 8-Bit Input Buffer
IBUFG	Primitive: Dedicated Input Clock Buffer
IBUFGDS	Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay
IOBUF	Primitive: Bi-Directional Buffer
IOBUFDS	Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable
OBUF	Primitive: Output Buffer
OBUF16	Macro: 16-Bit Output Buffer
OBUF8	Macro: 8-Bit Output Buffer
OBUF4	Macro: 4-Bit Output Buffer
OBUFDS	Primitive: Differential Signaling Output Buffer
OBUFT	Primitive: 3-State Output Buffer with Active Low Output Enable
OBUFT4	Macro: 4-Bit 3-State Output Buffers with Active-Low Output Enable
OBUFT8	Macro: 8-Bit 3-State Output Buffers with Active-Low Output Enable
OBUFT16	Macro: 16-Bit 3-State Output Buffer with Active Low Output Enable
OBUFTDS	Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable

Design Element	Description
IFD	Macro: Input D Flip-Flop
IFD_1	Macro: Input D Flip-Flop with Inverted Clock (Asynchronous Preset)
IFD16	Macro: 16-Bit Input D Flip-Flop
IFD4	Macro: 4-Bit Input D Flip-Flop
IFD8	Macro: 8-Bit Input D Flip-Flop
IFDI	Macro: Input D Flip-Flop (Asynchronous Preset)
IFDI_1	Macro: Input D Flip-Flop with Inverted Clock (Asynchronous Preset)
IFDX	Macro: Input D Flip-Flop with Clock Enable
IFDX_1	Macro: Input D Flip-Flop with Inverted Clock and Clock Enable
IFDX16	Macro: 16-Bit Input D Flip-Flops with Clock Enable
IFDX4	Macro: 4-Bit Input D Flip-Flop with Clock Enable
IFDX8	Macro: 8-Bit Input D Flip-Flop with Clock Enable
IFDXI	Macro: Input D Flip-Flop with Clock Enable (Asynchronous Preset)
IFDXI_1	Macro: Input D Flip-Flop with Inverted Clock and Clock Enable (Asynchronous Preset)
OFD	Macro: Output D Flip-Flop
OFD_1	Macro: Output D Flip-Flop with Inverted Clock
OFD16	Macro: 16-Bit Output D Flip-Flop
OFD4	Macro: 4-Bit Output D Flip-Flop
OFD8	Macro: 8-Bit Output D Flip-Flop
OFDE	Macro: D Flip-Flop with Active-High Enable Output Buffers
OFDE_1	Macro: D Flip-Flop with Active-High Enable Output Buffer and Inverted Clock
OFDE16	Macro: 16-Bit D Flip-Flop with Active-High Enable Output Buffers
OFDE4	Macro: 4-Bit D Flip-Flop with Active-High Enable Output Buffers
OFDE8	Macro: 8-Bit D Flip-Flop with Active-High Enable Output Buffers
OFDI	Macro: Output D Flip-Flop (Asynchronous Preset)
OFDI_1	Macro: Output D Flip-Flop with Inverted Clock (Asynchronous Preset)
OFDT	Macro: D Flip-Flop with Active-Low 3-State Output Buffer
OFDT_1	Macro: D Flip-Flop with Active-Low 3-State Output Buffer and Inverted Clock
OFDT16	Macro: 16-Bit D Flip-Flop with Active-Low 3-State Output Buffers

## IO FlipFlop

Design Element	Description
OFDT4	Macro: 4-Bit D Flip-Flop with Active-Low 3-State Output Buffers
OFDT8	Macro: 8-Bit D Flip-Flop with Active-Low 3-State Output Buffers
OFDX	Macro: Output D Flip-Flop with Clock Enable
OFDX_1	Macro: Output D Flip-Flop with Inverted Clock and Clock Enable
OFDX16	Macro: 16-Bit Output D Flip-Flop with Clock Enable
OFDX4	Macro: 4-Bit Output D Flip-Flop with Clock Enable
OFDX8	Macro: 8-Bit Output D Flip-Flop with Clock Enable
OFDXI	Macro: Output D Flip-Flop with Clock Enable (Asynchronous Preset)
OFDXI_1	Macro: Output D Flip-Flop with Inverted Clock and Clock Enable (Asynchronous Preset)

Design Element	Description
ILD	Macro: Transparent Input Data Latch
ILD_1	Macro: Transparent Input Data Latch with Inverted Gate
ILD16	Macro: Transparent Input Data Latch
ILD4	Macro: Transparent Input Data Latch
ILD8	Macro: Transparent Input Data Latch
ILDI	Macro: Transparent Input Data Latch (Asynchronous Preset)
ILDI_1	Macro: Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)
ILDX	Macro: Transparent Input Data Latch
ILDX_1	Macro: Transparent Input Data Latch with Inverted Gate
ILDX16	Macro: Transparent Input Data Latch
ILDX4	Macro: Transparent Input Data Latch
ILDX8	Macro: Transparent Input Data Latch
ILDXI	Macro: Transparent Input Data Latch (Asynchronous Preset)
ILDXI_1	Macro: Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)

#### IO Latch

Design Element	Description
LD	Primitive: Transparent Data Latch
LD_1	Primitive: Transparent Data Latch with Inverted Gate
LD16	Macro: Multiple Transparent Data Latch
LD4	Macro: Multiple Transparent Data Latch
LD8	Macro: Multiple Transparent Data Latch
LD16CE	Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable
LD4CE	Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable
LD8CE	Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable
LDC	Primitive: Transparent Data Latch with Asynchronous Clear
LDC_1	Primitive: Transparent Data Latch with Asynchronous Clear and Inverted Gate
LDCE	Primitive: Transparent Data Latch with Asynchronous Clear and Gate Enable
LDCE_1	Primitive: Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate
LDCP	Primitive: Transparent Data Latch with Asynchronous Clear and Preset
LDCP_1	Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate
LDCPE	Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable
LDCPE_1	Primitive: Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate
LDE	Primitive: Transparent Data Latch with Gate Enable
LDE_1	Primitive: Transparent Data Latch with Gate Enable and Inverted Gate
LDP	Primitive: Transparent Data Latch with Asynchronous Preset
LDP_1	Primitive: Transparent Data Latch with Asynchronous Preset and Inverted Gate
LDPE	Primitive: Transparent Data Latch with Asynchronous Preset and Gate Enable
LDPE_1	Primitive: Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate

Latch

## Logic

Design Element	Description
AND12	Macro: 12- Input AND Gate with Non-Inverted Inputs
AND16	Macro: 16- Input AND Gate with Non-Inverted Inputs

Design Element	Description
AND2	Primitive: 2-Input AND Gate with Non-Inverted Inputs
AND2B1	Primitive: 2-Input AND Gate with 1 Inverted and 1 Non-Inverted Inputs
AND2B2	Primitive: 2-Input AND Gate with Inverted Inputs
AND3	Primitive: 3-Input AND Gate with Non-Inverted Inputs
AND3B1	Primitive: 3-Input AND Gate with 1 Inverted and 2 Non-Inverted Inputs
AND3B2	Primitive: 3-Input AND Gate with 2 Inverted and 1 Non-Inverted Inputs
AND3B3	Primitive: 3-Input AND Gate with Inverted Inputs
AND4	Primitive: 4-Input AND Gate with Non-Inverted Inputs
AND4B1	Primitive: 4-Input AND Gate with 1 Inverted and 3 Non-Inverted Inputs
AND4B2	Primitive: 4-Input AND Gate with 2 Inverted and 2 Non-Inverted Inputs
AND4B3	Primitive: 4-Input AND Gate with 3 Inverted and 1 Non-Inverted Inputs
AND4B4	Primitive: 4-Input AND Gate with Inverted Inputs
AND5	Primitive: 5-Input AND Gate with Non-Inverted Inputs
AND5B1	Primitive: 5-Input AND Gate with 1 Inverted and 4 Non-Inverted Inputs
AND5B2	Primitive: 5-Input AND Gate with 2 Inverted and 3 Non-Inverted Inputs
AND5B3	Primitive: 5-Input AND Gate with 3 Inverted and 2 Non-Inverted Inputs
AND5B4	Primitive: 5-Input AND Gate with 4 Inverted and 1 Non-Inverted Inputs
AND5B5	Primitive: 5-Input AND Gate with Inverted Inputs
AND6	Macro: 6-Input AND Gate with Non-Inverted Inputs
AND7	Macro: 7-Input AND Gate with Non-Inverted Inputs
AND8	Macro: 8-Input AND Gate with Non-Inverted Inputs
AND9	Macro: 9-Input AND Gate with Non-Inverted Inputs
INV	Primitive: Inverter
INV16	Macro: 16 Inverters
INV4	Macro: Four Inverters
INV8	Macro: Eight Inverters
MULT_AND	Primitive: Fast Multiplier AND
NAND12	Macro: 12- Input NAND Gate with Non-Inverted Inputs
NAND16	Macro: 16- Input NAND Gate with Non-Inverted Inputs
NAND2	Primitive: 2-Input NAND Gate with Non-Inverted Inputs
NAND2B1	Primitive: 2-Input NAND Gate with 1 Inverted and 1 Non-Inverted Inputs
	•

Design Element	Description
NAND2B2	Primitive: 2-Input NAND Gate with Inverted Inputs
NAND3	Primitive: 3-Input NAND Gate with Non-Inverted Inputs
NAND3B1	Primitive: 3-Input NAND Gate with 1 Inverted and 2 Non-Inverted Inputs
NAND3B2	Primitive: 3-Input NAND Gate with 2 Inverted and 1 Non-Inverted Inputs
NAND3B3	Primitive: 3-Input NAND Gate with Inverted Inputs
NAND4	Primitive: 4-Input NAND Gate with Non-Inverted Inputs
NAND4B1	Primitive: 4-Input NAND Gate with 1 Inverted and 3 Non-Inverted Inputs
NAND4B2	Primitive: 4-Input NAND Gate with 2 Inverted and 2 Non-Inverted Inputs
NAND4B3	Primitive: 4-Input NAND Gate with 3 Inverted and 1 Non-Inverted Inputs
NAND4B4	Primitive: 4-Input NAND Gate with Inverted Inputs
NAND5	Primitive: 5-Input NAND Gate with Non-Inverted Inputs
NAND5B1	Primitive: 5-Input NAND Gate with 1 Inverted and 4 Non-Inverted Inputs
NAND5B2	Primitive: 5-Input NAND Gate with 2 Inverted and 3 Non-Inverted Inputs
NAND5B3	Primitive: 5-Input NAND Gate with 3 Inverted and 2 Non-Inverted Inputs
NAND5B4	Primitive: 5-Input NAND Gate with 4 Inverted and 1 Non-Inverted Inputs
NAND5B5	Primitive: 5-Input NAND Gate with Inverted Inputs
NAND6	Macro: 6-Input NAND Gate with Non-Inverted Inputs
NAND7	Macro: 7-Input NAND Gate with Non-Inverted Inputs
NAND8	Macro: 8-Input NAND Gate with Non-Inverted Inputs
NAND9	Macro: 9-Input NAND Gate with Non-Inverted Inputs
NOR12	Macro: 12-Input NOR Gate with Non-Inverted Inputs
NOR16	Macro: 16-Input NOR Gate with Non-Inverted Inputs
NOR2	Primitive: 2-Input NOR Gate with Non-Inverted Inputs
NOR2B1	Primitive: 2-Input NOR Gate with 1 Inverted and 1 Non-Inverted Inputs
NOR2B2	Primitive: 2-Input NOR Gate with Inverted Inputs
NOR3	Primitive: 3-Input NOR Gate with Non-Inverted Inputs
NOR3B1	Primitive: 3-Input NOR Gate with 1 Inverted and 2 Non-Inverted Inputs
NOR3B2	Primitive: 3-Input NOR Gate with 2 Inverted and 1 Non-Inverted Inputs
NOR3B3	Primitive: 3-Input NOR Gate with Inverted Inputs
NOR4	Primitive: 4-Input NOR Gate with Non-Inverted Inputs

Design Element	Description
NOR4B1	Primitive: 4-Input NOR Gate with 1 Inverted and 3 Non-Inverted Inputs
NOR4B2	Primitive: 4-Input NOR Gate with 2 Inverted and 2 Non-Inverted Inputs
NOR4B3	Primitive: 4-Input NOR Gate with 3 Inverted and 1 Non-Inverted Inputs
NOR4B4	Primitive: 4-Input NOR Gate with Inverted Inputs
NOR5	Primitive: 5-Input NOR Gate with Non-Inverted Inputs
NOR5B1	Primitive: 5-Input NOR Gate with 1 Inverted and 4 Non-Inverted Inputs
NOR5B2	Primitive: 5-Input NOR Gate with 2 Inverted and 3 Non-Inverted Inputs
NOR5B3	Primitive: 5-Input NOR Gate with 3 Inverted and 2 Non-Inverted Inputs
NOR5B4	Primitive: 5-Input NOR Gate with 4 Inverted and 1 Non-Inverted Inputs
NOR5B5	Primitive: 5-Input NOR Gate with Inverted Inputs
NOR6	Macro: 6-Input NOR Gate with Non-Inverted Inputs
NOR7	Macro: 7-Input NOR Gate with Non-Inverted Inputs
NOR8	Macro: 8-Input NOR Gate with Non-Inverted Inputs
NOR9	Macro: 9-Input NOR Gate with Non-Inverted Inputs
OR12	Macro: 12-Input OR Gate with Non-Inverted Inputs
OR16	Macro: 16-Input OR Gate with Non-Inverted Inputs
OR2	Primitive: 2-Input OR Gate with Non-Inverted Inputs
OR2B1	Primitive: 2-Input OR Gate with 1 Inverted and 1 Non-Inverted Inputs
OR2B2	Primitive: 2-Input OR Gate with Inverted Inputs
OR3	Primitive: 3-Input OR Gate with Non-Inverted Inputs
OR3B1	Primitive: 3-Input OR Gate with 1 Inverted and 2 Non-Inverted Inputs
OR3B2	Primitive: 3-Input OR Gate with 2 Inverted and 1 Non-Inverted Inputs
OR3B3	Primitive: 3-Input OR Gate with Inverted Inputs
OR4	Primitive: 4-Input OR Gate with Non-Inverted Inputs
OR4B1	Primitive: 4-Input OR Gate with 1 Inverted and 3 Non-Inverted Inputs
OR4B2	Primitive: 4-Input OR Gate with 2 Inverted and 2 Non-Inverted Inputs
OR4B3	Primitive: 4-Input OR Gate with 3 Inverted and 1 Non-Inverted Inputs
OR4B4	Primitive: 4-Input OR Gate with Inverted Inputs
OR5	Primitive: 5-Input OR Gate with Non-Inverted Inputs
OR5B1	Primitive: 5-Input OR Gate with 1 Inverted and 4 Non-Inverted Inputs

Design Element	Description			
OR5B2	Primitive: 5-Input OR Gate with 2 Inverted and 3 Non-Inverted Inputs			
OR5B3	Primitive: 5-Input OR Gate with 3 Inverted and 2 Non-Inverted Inputs			
OR5B4	Primitive: 5-Input OR Gate with 4 Inverted and 1 Non-Inverted Inputs			
OR5B5	Primitive: 5-Input OR Gate with Inverted Inputs			
OR6	Macro: 6-Input OR Gate with Non-Inverted Inputs			
OR7	Macro: 7-Input OR Gate with Non-Inverted Inputs			
OR8	Macro: 8-Input OR Gate with Non-Inverted Inputs			
OR9	Macro: 9-Input OR Gate with Non-Inverted Inputs			
SOP3	Macro: 3–Input Sum of Products			
SOP3B1A	Macro: 3–Input Sum of Products with One Inverted Input (Option A)			
SOP3B1B	Macro: 3–Input Sum of Products with One Inverted Input (Option B)			
SOP3B2A	Macro: 3–Input Sum of Products with Two Inverted Inputs (Option A)			
SOP3B2B	Macro: 3–Input Sum of Products with Two Inverted Input (Option B)			
SOP3B3	Macro: 3–Input Sum of Products with Inverted Inputs			
SOP4	Macro: 4–Input Sum of Products			
SOP4B1	Macro: 4–Input Sum of Products with One Inverted Input			
SOP4B2A	Macro: 4–Input Sum of Products with Two Inverted Inputs (Option A)			
SOP4B2B	Macro: 4–Input Sum of Products with Two Inverted Inputs (Option B)			
SOP4B3	Macro: 4–Input Sum of Products with Three Inverted Inputs			
SOP4B4	Macro: 4–Input Sum of Products with Inverted Inputs			
XNOR2	Primitive: 2-Input XNOR Gate with Non-Inverted Inputs			
XNOR3	Primitive: 3-Input XNOR Gate with Non-Inverted Inputs			
XNOR4	Primitive: 4-Input XNOR Gate with Non-Inverted Inputs			
XNOR5	Primitive: 5-Input XNOR Gate with Non-Inverted Inputs			
XNOR6	Macro: 6-Input XNOR Gate with Non-Inverted Inputs			
XNOR7	Macro: 7-Input XNOR Gate with Non-Inverted Inputs			
XNOR8	Macro: 8-Input XNOR Gate with Non-Inverted Inputs			
XNOR9	Macro: 9-Input XNOR Gate with Non-Inverted Inputs			
XOR2	Primitive: 2-Input XOR Gate with Non-Inverted Inputs			
XOR3	Primitive: 3-Input XOR Gate with Non-Inverted Inputs			
XOR4	Primitive: 4-Input XOR Gate with Non-Inverted Inputs			
XOR5	Primitive: 5-Input XOR Gate with Non-Inverted Inputs			

Design Element	Description			
XOR6	Macro: 6-Input XOR Gate with Non-Inverted Inputs			
XOR7	Macro: 7-Input XOR Gate with Non-Inverted Inputs			
XOR8	Macro: 8-Input XOR Gate with Non-Inverted Inputs			
XOR9	Macro: 9-Input XOR Gate with Non-Inverted Inputs			

Design Element Description					
LUT1	Primitive: 1-Bit Look-Up Table with General Output				
LUT1_D	Primitive: 1-Bit Look-Up Table with Dual Output				
LUT1_L	Primitive: 1-Bit Look-Up Table with Local Output				
LUT2	Primitive: 2-Bit Look-Up Table with General Output				
LUT2_D	Primitive: 2-Bit Look-Up Table with Dual Output				
LUT2_L	Primitive: 2-Bit Look-Up Table with Local Output				
LUT3	Primitive: 3-Bit Look-Up Table with General Output				
LUT3_D	Primitive: 3-Bit Look-Up Table with Dual Output				
LUT3_L	Primitive: 3-Bit Look-Up Table with Local Output				
LUT4	Primitive: 4-Bit Look-Up-Table with General Output				
LUT4_D	Primitive: 4-Bit Look-Up Table with Dual Output				
LUT4_L	Primitive: 4-Bit Look-Up Table with Local Output				

#### LUT

#### Memory

Design Element	Description			
RAM16X1D	Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM			
RAM16X1D_1	Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM with Negative-Edge Clock			
RAM16X1S	Primitive: 16-Deep by 1-Wide Static Synchronous RAM			
RAM16X1S_1	Primitive: 16-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock			
RAM16X2S	Primitive: 16-Deep by 2-Wide Static Synchronous RAM			
RAM16X4S	Primitive: 16-Deep by 4-Wide Static Synchronous RAM			
RAM16X8S	Primitive: 16-Deep by 8-Wide Static Synchronous RAM			
RAM32X1S	Primitive: 32-Deep by 1-Wide Static Synchronous RAM			
RAM32X1S_1	Primitive: 32-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock			
RAM32X2S	Primitive: 32-Deep by 2-Wide Static Synchronous RAM			
RAM32X4S	Primitive: 32-Deep by 4-Wide Static Synchronous RAM			
RAM32X8S	Primitive: 32-Deep by 8-Wide Static Synchronous RAM			
RAM64X1S	Primitive: 64-Deep by 1-Wide Static Synchronous RAM			

Design Element	Description
RAM64X1S_1	Primitive: 64-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock
RAM64X2S	Primitive: 64-Deep by 2-Wide Static Synchronous RAM
RAMB16BWER	Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers
RAMB16_S1	Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 1-bit Port
RAMB16_S1_S1	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit Ports
RAMB16_S1_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 18-bit Ports
RAMB16_S1_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 2-bit Ports
RAMB16_S1_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 4-bit Ports
RAMB16_S1_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 9-bit Ports
RAMB16_S2	Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 2-bit Port
RAMB16_S2_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 18-bit Ports
RAMB16_S2_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit Ports
RAMB16_S2_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 4-bit Ports
RAMB16_S2_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 9-bit Ports
RAMB16_S4	Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 4-bit Port
RAMB16_S4_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 18-bit Ports
RAMB16_S4_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit Ports
RAMB16_S4_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 9-bit Ports
RAMB16_S9	Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 9-bit Port
RAMB16_S9_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit Ports
RAMB16BWE	Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM
RAMB16BWE_S18	Primitive: 1k x 16 + 2 Parity bits Single-Port byte-wide write RAM
RAMB16BWE_S18_S9	Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 18-bit and 9-bit Ports
RAMB16BWE_S18_S18	Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 18-bit Ports

Design Element	DescriptionPrimitive: 512 x 32 + 4 Parity bits Single-Port byte-wide write RAM				
RAMB16BWE_S36					
RAMB16BWE_S36_S9	Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit and 9-bit Ports				
RAMB16BWE_S36_S18	Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit and 18-bit Ports				
RAMB16BWE_S36_S36	Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit Ports				
ROM16X1	Primitive: 16-Deep by 1-Wide ROM				
ROM32X1	Primitive: 32-Deep by 1-Wide ROM				
ROM64X1	Primitive: 64-Deep by 1-Wide ROM				
ROM128X1	Primitive: 128-Deep by 1-Wide ROM				
ROM256X1	Primitive: 256-Deep by 1-Wide ROM				

#### Mux

Design Element	Description
M16_1E	Macro: 16-to-1 Multiplexer with Enable
M2_1	Macro: 2-to-1 Multiplexer
M2_1B1	Macro: 2-to-1 Multiplexer with D0 Inverted
M2_1B2	Macro: 2-to-1 Multiplexer with D0 and D1 Inverted
M2_1E	Macro: 2-to-1 Multiplexer with Enable
M4_1E	Macro: 4-to-1 Multiplexer with Enable
M8_1E	Macro: 8-to-1 Multiplexer with Enable
MUXF5	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output
MUXF5_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output
MUXF5_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output
MUXF6	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output
MUXF6_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output
MUXF6_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output
MUXF7	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output
MUXF7_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output
MUXF7_L	Primitive: 2-to-1 look-up table Multiplexer with Local Output
MUXF8	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output

Design Element	Description			
MUXF8_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output			
MUXF8_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output			

#### **Shift Register**

Design Element Description					
SR16CE	Macro: 16-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR16CLE	Macro: 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR16CLED	Macro: 16-Bit Shift Register with Clock Enable and Asynchronous Clear				
SR16RE	Macro: 16-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR16RLE	Macro: 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR16RLED	Macro: 16-Bit Shift Register with Clock Enable and Synchronous Reset				
SR4CE	Macro: 4-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR4CLE	Macro: 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR4CLED	Macro: 4-Bit Shift Register with Clock Enable and Asynchronous Clear				
SR4RE	Macro: 4-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR4RLE	Macro: 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR4RLED	Macro: 4-Bit Shift Register with Clock Enable and Synchronous Reset				
SR8CE	Macro: 8-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR8CLE	Macro: 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear				
SR8CLED	Macro: 8-Bit Shift Register with Clock Enable and Asynchronous Clear				
SR8RE	Macro: 8-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR8RLE	Macro: 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset				
SR8RLED	Macro: 8-Bit Shift Register with Clock Enable and Synchronous Reset				
SRL16	Primitive: 16-Bit Shift Register Look-Up Table (LUT)				
SRL16_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Negative-Edge Clock				

Design Element	Description			
SRL16E	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Clock Enable			
SRL16E_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Negative-Edge Clock and Clock Enable			
SRLC16	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry			
SRLC16_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Negative-Edge Clock			
SRLC16E	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Clock Enable			
SRLC16E_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry, Negative-Edge Clock, and Clock Enable			

#### Shifter

Design Element	Description		
BRLSHFT4	Macro: 4-Bit Barrel Shifter		
BRLSHFT8	Macro: 8-Bit Barrel Shifter		



# Chapter 3

# About Design Elements

This section describes the design elements that can be used with Spartan®-3A and Spartan®-3A DSP devices. The design elements are organized alphabetically.


The following information is provided for each design element, where applicable:

- Name of element
- Brief description
- Schematic symbol (if any)
- Logic Table (if any)
- Port Descriptions (if any)
- Design Entry Method
- Available Attributes (if any)
- For more information

You can find examples of VHDL and Verilog instantiation code in the ISE software (in the main menu, select Edit > Language Templates or in the *Libraries Guide for HDL Designs* for this architecture.

# ACC16

Macro: 16-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset



### Introduction

This design element can add or subtract a 16-bit unsigned-binary, respectively or two's-complement word to or from the contents of a 16-bit data register and store the results in the register. The register can be loaded with the 16-bit word.

When the load input (L) is High, CE is ignored and the data on the D inputs is loaded into the register during the Low-to-High clock (C) transition. ACC16 loads the data on inputs D15 : D0 into the 16-bit register.

This design element operates on either 16-bit unsigned binary numbers or 16-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is how they determine when "overflow" occurs. Unsigned binary uses carry-out (CO), while two's complement uses OFL to determine when "overflow" occurs.

• For unsigned binary operation, ACC16 can represent numbers between 0 and 15, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds. The carry-out (CO) is not registered synchronously with the data outputs. CO always reflects the accumulation of the B inputs (B15 : B0 for ACC16). This allows the cascading of ACC16s by connecting CO of one stage to CI of the next stage. An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

Ignore OFL in unsigned binary operation.

• For two's-complement operation, ACC16 represents numbers between -8 and +7, inclusive. If an addition or subtraction operation result exceeds this range, the OFL output goes High. The overflow (OFL) is not registered synchronously with the data outputs. OFL always reflects the accumulation of the B inputs (B15 : B0 for ACC16) and the contents of the register, which allows cascading of ACC4s by connecting OFL of one stage to CI of the next stage.

Ignore CO in two's-complement operation.

The synchronous reset (R) has priority over all other inputs, and when set to High, causes all outputs to go to logic level zero during the Low-to-High clock (C) transition. Clock (C) transitions are ignored when clock enable (CE) is Low.



26

This design element is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

# Logic Table

Input				Output		
R	L	CE	ADD	D	С	Q
1	x	x	x	х	$\uparrow$	0
0	1	х	x	Dn	$\uparrow$	Dn
0	0	1	1	х	$\uparrow$	Q0+Bn+CI
0	0	1	0	х	$\uparrow$	Q0-Bn-CI
0	0	0	x	х	$\uparrow$	No Change
Q0: Previo	us value of Q	•	•			·
Bn: Value o	of Data input B					
CI: Value o	of input CI					

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# ACC4

Macro: 4-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset

CI	ACC4	
_B0		Q0
B1		Q1
B2		Q2
_B3_		Q3
D0		со
_D1		OFL
D2		
D3		
L		
ADD		
CE		
C		
	ſ	
R		•
п		X3863

### Introduction

This design element can add or subtract a 4-bit unsigned-binary, respectively or two's-complement word to or from the contents of a 4-bit data register and store the results in the register. The register can be loaded with the 4-bit word.

When the load input (L) is High, CE is ignored and the data on the D inputs is loaded into the register during the Low-to-High clock (C) transition. ACC4 loads the data on inputs D3 : D0 into the 4-bit register.

This design element operates on either 4-bit unsigned binary numbers or 4-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is how they determine when "overflow" occurs. Unsigned binary uses carry-out (CO), while two's complement uses OFL to determine when "overflow" occurs.

• For unsigned binary operation, ACC4 can represent numbers between 0 and 15, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds. The carry-out (CO) is not registered synchronously with the data outputs. CO always reflects the accumulation of the B inputs (B3 : B0 for ACC4). This allows the cascading of ACC4s by connecting CO of one stage to CI of the next stage. An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

Ignore OFL in unsigned binary operation.

• For two's-complement operation, ACC4 represents numbers between -8 and +7, inclusive. If an addition or subtraction operation result exceeds this range, the OFL output goes High. The overflow (OFL) is not registered synchronously with the data outputs. OFL always reflects the accumulation of the B inputs (B3 : B0 for ACC4) and the contents of the register, which allows cascading of ACC4s by connecting OFL of one stage to CI of the next stage.

Ignore CO in two's-complement operation.

The synchronous reset (R) has priority over all other inputs, and when set to High, causes all outputs to go to logic level zero during the Low-to-High clock (C) transition. Clock (C) transitions are ignored when clock enable (CE) is Low.

This design element is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Input				Output		
R	L	CE	ADD	D	С	Q
1	x	х	x	х	$\uparrow$	0
0	1	x	x	Dn	$\uparrow$	Dn
0	0	1	1	х	$\uparrow$	Q0+Bn+CI
0	0	1	0	х	$\uparrow$	Q0-Bn-CI
0	0	0	x	х	$\uparrow$	No Change
Q0: Previo	us value of Q		•			
Bn: Value o	of Data input B					
CI: Value o	of input CI					


#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ACC8

Macro: 8-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset



### Introduction

This design element can add or subtract a 8-bit unsigned-binary, respectively or two's-complement word to or from the contents of a 8-bit data register and store the results in the register. The register can be loaded with the 8-bit word.

When the load input (L) is High, CE is ignored and the data on the D inputs is loaded into the register during the Low-to-High clock (C) transition. ACC8 loads the data on inputs D7 : D0 into the 8-bit register.

This design element operates on either 8-bit unsigned binary numbers or 8-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is how they determine when "overflow" occurs. Unsigned binary uses carry-out (CO), while two's complement uses OFL to determine when "overflow" occurs.

• For unsigned binary operation, ACC8 can represent numbers between 0 and 255, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds. The carry-out (CO) is not registered synchronously with the data outputs. CO always reflects the accumulation of the B inputs (B3 : B0 for ACC4). This allows the cascading of ACC8s by connecting CO of one stage to CI of the next stage. An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

Ignore OFL in unsigned binary operation.

• For two's-complement operation, ACC8 represents numbers between -128 and +127, inclusive. If an addition or subtraction operation result exceeds this range, the OFL output goes High. The overflow (OFL) is not registered synchronously with the data outputs. OFL always reflects the accumulation of the B inputs (B3 : B0 for ACC8) and the contents of the register, which allows cascading of ACC8s by connecting OFL of one stage to CI of the next stage.

Ignore CO in two's-complement operation.

The synchronous reset (R) has priority over all other inputs, and when set to High, causes all outputs to go to logic level zero during the Low-to-High clock (C) transition. Clock (C) transitions are ignored when clock enable (CE) is Low.



30

This design element is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

# Logic Table

Input					Output	
R	L	CE	ADD	D	С	Q
1	x	x	x	х	$\uparrow$	0
0	1	х	x	Dn	$\uparrow$	Dn
0	0	1	1	х	$\uparrow$	Q0+Bn+CI
0	0	1	0	х	$\uparrow$	Q0-Bn-CI
0	0	0	x	х	$\uparrow$	No Change
Q0: Previous value of Q						
Bn: Value of Data input B						
CI: Value o	CI: Value of input CI					

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# ADD16

#### Macro: 16-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow



#### Introduction

This design element adds two words and a carry-in (CI), producing a sum output and carry-out (CO) or overflow (OFL). The factors added are A15:A0, B15:B0 and CI, producing the sum output S15:S0 and CO (or OFL).

### Logic Table

Input		Output	
A	В	S	
An	Bn	An+Bn+CI	
CI: Value of input CI.			

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 16-bit unsigned binary numbers or 16-bit two's-complement numbers, respectively. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's-complement uses OFL to determine when "overflow" occurs. To interpret the inputs as unsigned binary, follow the CO output. To interpret the inputs as two's complement, follow the OFL output.

**Unsigned Binary Operation -**For unsigned binary operation, this element represents numbers between 0 and 65535, inclusive. OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -32768 and +32767, inclusive. OFL is active (High) when the sum exceeds the bounds of the adder. CO is ignored in two's-complement operation.


# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ADD4

Macro: 4-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow



## Introduction

This design element adds two words and a carry-in (CI), producing a sum output and carry-out (CO) or overflow (OFL). The factors added are A3:A0, B3:B0, and CI producing the sum output S3:S0 and CO (or OFL).

## Logic Table

Input		Output	
A	В	S	
An	Bn	An+Bn+CI	
CI: Value of input CI.			

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 4-bit unsigned binary numbers or 4-bit two's-complement numbers, respectively. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's-complement uses OFL to determine when "overflow" occurs. To interpret the inputs as unsigned binary, follow the CO output. To interpret the inputs as two's complement, follow the OFL output.

**Unsigned Binary Operation -**For unsigned binary operation, this element represents numbers from 0 to 15, inclusive. OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -8 and +7, inclusive. OFL is active (High) when the sum exceeds the bounds of the adder. CO is ignored in two's-complement operation.


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ADD8

#### Macro: 8-Bit Cascadable Full Adder with Carry-In, Carry-Out, and Overflow



### Introduction

This design element adds two words and a carry-in (CI), producing a sum output and carry-out (CO) or overflow (OFL). The factors added are A7:A0, B7:B0, and CI, producing the sum output S7:S0 and CO (or OFL).

### Logic Table

Input		Output	
A	В	S	
An	Bn	An+Bn+CI	
CI: Value of input CI.			

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 8-bit unsigned binary numbers or 8-bit two's-complement numbers, respectively. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's-complement uses OFL to determine when "overflow" occurs. To interpret the inputs as unsigned binary, follow the CO output.

**Unsigned Binary Operation -**For unsigned binary operation, this element represents numbers between 0 and 255, inclusive. OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -128 and +127, inclusive. OFL is active (High) when the sum exceeds the bounds of the adder. CO is ignored in two's-complement operation.


# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ADSU16

Macro: 16-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow



## Introduction

When the ADD input is High, this element adds two 16-bit words (A15:A0 and B15:B0) and a carry-in (CI), producing a 16-bit sum output (S15:S0) and carry-out (CO) or overflow (OFL).

When the ADD input is Low, this element subtracts B15:B0 from A15:A0, producing a difference output and a carry-out (CO) or an overflow (OFL).

In add mode, CO and CI are active-High. In subtract mode, CO and CI are active-Low. OFL is active-High in add and subtract modes.

## Logic Table

Input			Output	
ADD	Α	В	S	
1	An	Bn	An+Bn+CI*	
0	An	Bn	An-Bn-CI*	
CI*: ADD = 0, CI, CO active LOW				
CI*: ADD = 1, CI, CO active HIGH				

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 16-bit unsigned binary numbers or 16-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's complement uses OFL to determine when "overflow" occurs.

With adder/subtracters, either unsigned binary or two's-complement operations cause an overflow. If the result crosses the overflow boundary, an overflow is generated. Similarly, when the result crosses the carry-out boundary, a carry-out is generated.

**Unsigned Binary Operation -**For unsigned binary operation, this element can represent numbers between 0 and 65535, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds.

An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -32768 and +32767, inclusive.

If an addition or subtraction operation result exceeds this range, the OFL output goes High. CO is ignored in two's-complement operation.


#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# ADSU4

Macro: 4-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow



X4379

# Introduction

When the ADD input is High, this element adds two 4-bit words (A3:A0 and B3:B0) and a carry-in (CI), producing a 4-bit sum output (S3:S0) and a carry-out (CO) or an overflow (OFL).

When the ADD input is Low, this element subtracts B3:B0 from A3:A0, producing a 4-bit difference output (S3:S0) and a carry-out (CO) or an overflow (OFL).

In add mode, CO and CI are active-High. In subtract mode, CO and CI are active-Low. OFL is active-High in add and subtract modes.

Input		Output	
ADD	А	В	S
1	An	Bn	An+Bn+CI*
0	An	Bn	An-Bn-CI*
CI*: ADD = 0, 0	CI, CO active LOW		-
CI*: ADD = 1, CI, CO active HIGH			

# Logic Table

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 4-bit unsigned binary numbers or 4-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's complement uses OFL to determine when "overflow" occurs.

With adder/subtracters, either unsigned binary or two's-complement operations cause an overflow. If the result crosses the overflow boundary, an overflow is generated. Similarly, when the result crosses the carry-out boundary, a carry-out is generated.

**Unsigned Binary Operation -**For unsigned binary operation, ADSU4 can represent numbers between 0 and 15, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds.

An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -8 and +7, inclusive.

If an addition or subtraction operation result exceeds this range, the OFL output goes High. CO is ignored in two's-complement operation.


#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# ADSU8

Macro: 8-Bit Cascadable Adder/Subtracter with Carry-In, Carry-Out, and Overflow



Introduction

When the ADD input is High, this element adds two 8-bit words (A7:A0 and B7:B0) and a carry-in (CI), producing, an 8-bit sum output (S7:S0) and carry-out (CO) or an overflow (OFL).

When the ADD input is Low, this element subtracts B7:B0 from A7:A0, producing an 8-bit difference output (S7:S0) and a carry-out (CO) or an overflow (OFL).

In add mode, CO and CI are active-High. In subtract mode, CO and CI are active-Low. OFL is active-High in add and subtract modes.

### Logic Table

Input		Output	
ADD	Α	В	S
1	An	Bn	An+Bn+CI*
0	An	Bn	An-Bn-CI*
CI*: ADD = 0, CI, CO active LOW			
CI*: ADD = 1, CI, CO active HIGH			

**Unsigned Binary Versus Two's Complement -**This design element can operate on either 8-bit unsigned binary numbers or 8-bit two's-complement numbers. If the inputs are interpreted as unsigned binary, the result can be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output can be interpreted as two's complement. The only functional difference between an unsigned binary operation and a two's-complement operation is the way they determine when "overflow" occurs. Unsigned binary uses CO, while two's complement uses OFL to determine when "overflow" occurs.

With adder/subtracters, either unsigned binary or two's-complement operations cause an overflow. If the result crosses the overflow boundary, an overflow is generated. Similarly, when the result crosses the carry-out boundary, a carry-out is generated.

**Unsigned Binary Operation -**For unsigned binary operation, this element can represent numbers between 0 and 255, inclusive. In add mode, CO is active (High) when the sum exceeds the bounds of the adder/subtracter. In subtract mode, CO is an active-Low borrow-out and goes Low when the difference exceeds the bounds.

An unsigned binary "overflow" that is always active-High can be generated by gating the ADD signal and CO as follows:

unsigned overflow = CO XOR ADD

OFL is ignored in unsigned binary operation.

**Two's-Complement Operation -**For two's-complement operation, this element can represent numbers between -128 and +127, inclusive.


If an addition or subtraction operation result exceeds this range, the OFL output goes High. CO is ignored in two's-complement operation.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).





### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





#### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# Logic Table

Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: 2-Input AND Gate with Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### Logic Table

Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# AND2B1

Primitive: 2-Input AND Gate with 1 Inverted and 1 Non-Inverted Inputs

AND2B1



#### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# AND2B2

#### Primitive: 2-Input AND Gate with Inverted Inputs

AND2B2



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Primitive: 3-Input AND Gate with Non-Inverted Inputs



#### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### Logic Table

Input	Output
10 Iz	0
All inputs are 1	1
Any single input is 0	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# AND3B1

Primitive: 3-Input AND Gate with 1 Inverted and 2 Non-Inverted Inputs



# Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# AND3B2

Primitive: 3-Input AND Gate with 2 Inverted and 1 Non-Inverted Inputs



# Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# AND3B3

Primitive: 3-Input AND Gate with Inverted Inputs

AND3B3



#### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Primitive: 4-Input AND Gate with Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

#### Logic Table

Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 4-Input AND Gate with 1 Inverted and 3 Non-Inverted Inputs



# Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 4-Input AND Gate with 2 Inverted and 2 Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 4-Input AND Gate with 3 Inverted and 1 Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Primitive: 4-Input AND Gate with Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).


AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input AND Gate with Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input AND Gate with 1 Inverted and 4 Non-Inverted Inputs



# Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).


AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input AND Gate with 2 Inverted and 3 Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 5-Input AND Gate with 3 Inverted and 2 Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).


AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input AND Gate with 4 Inverted and 1 Non-Inverted Inputs



# Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.


# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Primitive: 5-Input AND Gate with Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).


AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 6-Input AND Gate with Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# Logic Table


Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).





#### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).





### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# Logic Table


Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Macro: 9-Input AND Gate with Non-Inverted Inputs



### Introduction

AND elements implement logical conjunction. A High output (1) results only if all inputs are High (1). A Low (0) output results if any inputs are Low (0).

AND functions of up to five inputs are available in any combination of inverting and non-inverting inputs. AND functions of six to nine inputs, 12 inputs, and 16 inputs are available with noninverting inputs. To make some or all inputs inverting, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the appropriate number of inputs.

# Logic Table

Input	Output
I0 Iz	0
All inputs are 1	1
Any single input is 0	0

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# **BRLSHFT4**

Macro: 4-Bit Barrel Shifter

		1
10	BRLSHFT4	00
1		01
12		02
13		O3
S0		
S1		

X3856

### Introduction

This design element is a 4-bit barrel shifter that can rotate four inputs (I3 : I0) up to four places. The control inputs (S1 and S0) determine the number of positions, from one to four, that the data is rotated. The four outputs (O3 : O0) reflect the shifted data inputs.

# Logic Table

Inputs						Outputs				
S1	S0	10	11	12	13	00	01	02	O3	
0	0	а	b	С	d	а	b	С	d	
0	1	а	b	с	d	b	с	d	а	
1	0	a	b	с	d	с	d	а	b	
1	1	а	b	С	d	d	а	b	С	


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# **BRLSHFT8**

#### Macro: 8-Bit Barrel Shifter



### Introduction

This design element is an 8-bit barrel shifter, can rotate the eight inputs (I7 : I0) up to eight places. The control inputs (S2 : S0) determine the number of positions, from one to eight, that the data is rotated. The eight outputs (O7 : O0) reflect the shifted data inputs.

Inputs								Outputs										
S2	S1	S0	10	<b>I</b> 1	12	13	14	15	16	17	00	01	02	<b>O</b> 3	04	<b>O</b> 5	06	07
0	0	0	а	b	С	d	e	f	g	h	a	b	с	d	e	f	g	h
0	0	1	а	b	с	d	e	f	g	h	b	с	d	e	f	g	h	а
0	1	0	а	b	с	d	e	f	g	h	с	d	e	f	g	h	а	b
0	1	1	а	b	с	d	e	f	g	h	d	e	f	g	h	a	b	с
1	0	0	а	b	с	d	e	f	g	h	e	f	g	h	а	b	с	d
1	0	1	а	b	С	d	e	f	g	h	f	g	h	а	b	с	d	e
1	1	0	а	b	с	d	e	f	g	h	g	h	а	b	с	d	e	f
1	1	1	а	b	С	d	e	f	g	h	h	а	b	с	d	e	f	g

# Logic Table


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# BSCAN\_SPARTAN3A

#### Primitive: Spartan®-3A JTAG Boundary Scan Logic Access Circuit



### Introduction

This design element allows access to and from internal logic by the JTAG Boundary Scan logic controller. This allows for communication between the internal running design and the dedicated JTAG pins of the FPGA.

**Note** For specific information on boundary scan for an architecture, see the Programmable Logic Data Sheet for this element.

Port	Direction	Width	Function
TDI	Output	1	A mirror of the TDI input pin to the FPGA.
DRCK1, DRK2	Output	1	A mirror of the TCK input pin to the FPGA when the JTAG USER instruction is loaded and the JTAG TAP controller is in the SHIFT-DR state. DRK1 applies to the USER1 logic while DRK2 applies to USER2.
RESET	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the TEST-LOGIC-RESET state.
SEL1, SEL2	Output	1	Indicates when the USER1 or USER2 instruction has been loaded into the JTAG Instruction Register. SEL1 or SEL2 becomes active in the UPDATE-IR state, and stays active until a new instruction is loaded.
SHIFT	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the SHIFT-DR state.
CAPTURE	Output	1	Active upon the loading of the USER instruction. Asserts High when the JTAG TAP controller is in the CAPTURE-DR state.
UPDATE	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the UPDATE-DR state.
ТСК	Output	1	TCK output from TAP controller
TMS	Output	1	TMS output from TAP controller
TDO1, TDO2	Input	1	Active upon the loading of the USER1 or USER2 instruction. External JTAG TDO pin reflects data input to the component's TDO1 (USER1) or TDO2 (USER2) pin.

### **Port Descriptions**

### **Design Entry Method**

This design element can be used in schematics.

#### **For More Information**

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

**E** XILINX®

# BUF

#### Primitive: General Purpose Buffer

BUF



### Introduction

This is a general-purpose, non-inverting buffer.

This element is not necessary and is removed by the partitioning software (MAP).

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# BUFCF

#### Primitive: Fast Connect Buffer

BUFC F



### Introduction

This design element is a single fast connect buffer used to connect the outputs of the LUTs and some dedicated logic directly to the input of another LUT. Using this buffer implies CLB packing. No more than four LUTs may be connected together as a group.

# **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# BUFG

#### Primitive: Global Clock Buffer





### Introduction

This design element is a high-fanout buffer that connects signals to the global routing resources for low skew distribution of the signal. BUFGs are typically used on clock nets as well other high fanout nets like sets/resets and clock enables.

### **Port Descriptions**

Port	Direction	Direction Width	
Ι	Input	1	Clock buffer input
0	Output	1	Clock buffer output

# **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# BUFGCE

#### Primitive: Global Clock Buffer with Clock Enable

0 BUFGCE X9384

#### Introduction

This design element is a global clock buffer with a single gated input. Its O output is "0" when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

#### Logic Table

Inputs	Outputs	
I	CE	0
х	0	0
Ι	1	Ι

#### **Port Descriptions**

Port	Direction	Width	Function
Ι	Input	1	Clock buffer input
CE	Input	1	Clock enable input
0	Output	1	Clock buffer output

### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# BUFGCE\_1

#### Primitive: Global Clock Buffer with Clock Enable and Output State 1



#### Introduction

This design element is a multiplexed global clock buffer with a single gated input. Its O output is High (1) when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

#### Logic Table

Inputs	Outputs	
I	CE	0
Х	0	1
Ι	1	Ι

#### **Port Descriptions**

Port	Direction	Width	Function
Ι	Input	1	Clock buffer input
CE	Input	1	Clock enable input
0	Output	1	Clock buffer output

#### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

### BUFGMUX

#### Primitive: Global Clock MUX Buffer

BUFGMUX



#### Introduction

BUFGMUX is a multiplexed global clock buffer that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (O). When the select input (S) is High, the signal on I1 is selected for output.

BUFGMUX and BUFGMUX\_1 are distinguished by the state the output assumes when that output switches between clocks in response to a change in its select input. BUGFMUX assumes output state 0 and BUFGMUX\_1 assumes output state 1.

**Note** BUFGMUX guarantees that when S is toggled, the state of the output remains in the inactive state until the next active clock edge (either I0 or I1) occurs.

#### Logic Table

Inputs	Outputs		
10	11	S	0
IO	Х	0	IO
Х	I1	1	I1
Х	X	$\uparrow$	0
X	Х	$\downarrow$	0

#### **Port Descriptions**

Port	Direction	Width	Function
10	Input	1	Clock0 input
I1	Input	1	Clock1 input
0	Output	1	Clock MUX output
S	Input	1	Clock select input

#### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### **BUFGMUX\_1**

#### Primitive: Global Clock MUX Buffer with Output State 1



#### Introduction

X9252

This design element is a multiplexed global clock buffer that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (0). When the select input (S) is High, the signal on I1 is selected for output.

This design element is distinguished from BUFGMUX by the state the output assumes when that output switches between clocks in response to a change in its select input. BUFGMUX assumes output state 0 and BUFGMUX\_1 assumes output state 1.

### Logic Table

Inputs	Outputs		
10	11	S	0
10	Х	0	IO
Х	I1	1	I1
X	Х	$\uparrow$	1
Х	Х	$\rightarrow$	1

#### **Port Descriptions**

Port	Direction	Width	Function
IO	Input	1	Clock0 input
I1	Input	1	Clock1 input
0	Output	1	Clock MUX output
S	Input	1	Clock select input


### **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331). •
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# CAPTURE\_SPARTAN3A

#### Primitive: Spartan®-3A Register State Capture for Bitstream Readback



#### Introduction

This element provides user control and synchronization over when and how the capture register (flip-flop and latch) information task is requested. The readback function is provided through dedicated configuration port instructions. However, without this element, the readback data is synchronized to the configuration clock. Only register (flip-flop and latch) states can be captured. Although LUT RAM, SRL, and block RAM states are readback, they cannot be captured.

An asserted high CAP signal indicates that the registers in the device are to be captured at the next Low-to-High clock transition. By default, data is captured after every trigger when transition on CLK while CAP is asserted. To limit the readback operation to a single data capture, add the ONESHOT=TRUE attribute to this element.

#### **Port Descriptions**

Port	Direction	Width	Function
САР	Input	1	Readback capture trigger
CLK	Input	1	Readback capture clock

#### **Design Entry Method**

This design element can be used in schematics.

Connect all inputs and outputs to the design in order to ensure proper operation.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
ONESHOT	Boolean	TRUE, FALSE	TRUE	Specifies the procedure for performing single readback per CAP trigger.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# CB2CE

Macro: 2-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear



#### Introduction

This design element is an asynchronously clearable, cascadable binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs		
CLR	CE	С	Qz-Q0	тс	CEO	
1	Х	Х	0	0	0	
0	0	Х	No change	No change	0	
0	1	$\uparrow$	Inc	TC	CEO	
z = bit width - 1	· · ·			-		
$TC = Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \dots \bullet Q0$						
$CEO = TC \bullet CE$						

### Logic Table


### Design Entry Method

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CB2CLE

Macro: 2-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear



### Introduction

This element is a synchronously loadable, asynchronously clearable, cascadable binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE). The Q outputs increment when CE is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs				
CLR	L	CE	С	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Dn	Dn	TC	CEO
0	0	0	Х	Х	No change	No change	0
0	0	1	$\uparrow$	Х	Inc	TC	CEO
z = bit wid TC = Qz•(	lth - 1 Q(z-1)•Q(z-2)	••Q0			1	1	
~ CEO = TC							

### Logic Table

### **Design Entry Method**


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### CB2CLED

Macro: 2-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear



#### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable, bidirectional binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are High. The counter ignores clock transitions when CE is Low.

For counting up, the TC output is High when all Q outputs and UP are High. For counting down, the TC output is High when all Q outputs and UP are Low.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, UP, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

For CPLD parts, see CB2X1, CB4X1, CB8X1, CB16X1 for high-performance cascadable, bidirectional counters.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs						Outputs		
CLR	L	CE	С	UP	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Х	Dn	Dn	TC	CEO
0	0	0	Х	Х	Х	No change	No change	0
0	0	1	$\uparrow$	1	Х	Inc	TC	CEO
0	0	1	$\uparrow$	0	Х	Dec	TC	CEO
z = bit width - 1								
$TC = (Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \bullet Q0 \bullet UP) + (Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \bullet Q0 \bullet UP)$								
CEO = TC	•CE							

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# CB2RE

Macro: 2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a synchronous, resettable, cascadable binary counter. The synchronous reset (R), when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to zero on the Low-to-High clock transition. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when both Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs		
R	CE	С	Qz-Q0	тс	CEO	
1	Х	$\uparrow$	0	0	0	
0	0	Х	No change	No change	0	
0	1	$\uparrow$	Inc	TC	CEO	
z = bit width	- 1			-		
$TC = Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \dots \bullet Q0)$						
CEO = TC•C	E					

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## CB4CE

Macro: 4-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear



#### Introduction

This design element is an asynchronously clearable, cascadable binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs			Outputs	Outputs			
CLR	CE	С	Qz-Q0	тс	CEO		
1	Х	Х	0	0	0		
0	0	Х	No change	No change	0		
0	1	<b>↑</b>	Inc	TC	CEO		
z = bit width	1	·					
$TC = Qz \bullet Q(z)$	$z-1)\bullet Q(z-2)\bullet\bullet Q0$						
CEO = TC•C	E						


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## CB4CLE

Macro: 4-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear



### Introduction

This element is a synchronously loadable, asynchronously clearable, cascadable binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE). The Q outputs increment when CE is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs				
CLR	L	CE	С	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Dn	Dn	TC	CEO
0	0	0	Х	Х	No change	No change	0
0	0	1	$\uparrow$	Х	Inc	TC	CEO
z = bit wic	lth - 1	•					
$TC = Q_Z \bullet G$	Q(z-1)•Q(z-2)•	••Q0					
CEO = TC	•CE						

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

### CB4CLED

Macro: 4-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear



#### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable, bidirectional binary counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are High. The counter ignores clock transitions when CE is Low.

For counting up, the TC output is High when all Q outputs and UP are High. For counting down, the TC output is High when all Q outputs and UP are Low.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, UP, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

For CPLD parts, see CB2X1, CB4X1, CB8X1, CB16X1 for high-performance cascadable, bidirectional counters.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs						Outputs		
CLR	L	CE	С	UP	Dz-D0	Qz-Q0	тс	CEO	
1	Х	Х	Х	Х	Х	0	0	0	
0	1	Х	$\uparrow$	Х	Dn	Dn	TC	CEO	
0	0	0	Х	Х	Х	No change	No change	0	
0	0	1	$\uparrow$	1	Х	Inc	TC	CEO	

### Logic Table

Inputs						Outputs				
CLR	CLR L CE C UP Dz-D0						тс	CEO		
0	0	1	$\uparrow$	0	Х	Dec	TC	CEO		
z = bit wid	th - 1									
$TC = (Q_Z \bullet Q_Z $	$TC = (Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \bullet Q0 \bullet UP) + (Qz \bullet Q(z-1) \bullet Q(z-2) \bullet \bullet Q0 \bullet UP)$									
CEO = TC	$CEO = TC \bullet CE$									


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## CB4RE

Macro: 4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a synchronous, resettable, cascadable binary counter. The synchronous reset (R), when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and clock enable out (CEO) to zero on the Low-to-High clock transition. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when both Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs			Outputs			
R	CE	С	Qz-Q0	TC	CEO	
1	Х	1	0	0	0	
0	0	Х	No change	No change	0	
0	1	1	Inc	TC	CEO	
z = bit width	n - 1					
$TC = Qz \bullet Q($	$(z-1) \bullet Q(z-2) \bullet \dots \bullet Q0)$					
CEO = TC•0	CE					

### **Design Entry Method**

This design element is only for use in schematics.


### For More Information

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

88

# CC16CE

Macro: 16-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear



#### Introduction

This design element is an asynchronously clearable, cascadable binary counter. It is implemented using carry logic with relative location constraints to ensure efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs			Outputs			
CLR	CE	С	Qz-Q0	тс	CEO		
1	Х	Х	0	0	0		
0	0	Х	No change	No change	0		
0	1	$\uparrow$	Inc	TC	CEO		
z = bit width - 1	-			•			
$TC = Qz \bullet Q(z-1) \bullet$	•Q(z-2)••Q0						
$CEO = TC \bullet CE$							

### Logic Table


### Design Entry Method

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CC16CLE

Macro: 16-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear



### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable binary counter. It is implemented using carry logic with relative location constraints to ensure efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs increment when CE is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs			
CLR	L	CE	С	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Dn	Dn	TC	CEO
0	0	0	Х	Х	No change	No change	0
0	0	1	$\uparrow$	Х	Inc	TC	CEO
z = bit wi			I `				
$TC = Qz \bullet$	$Q(z-1) \bullet Q(z-2) \bullet$	••Q0					
CEO = TO	C•CE						

### Logic Table

### **Design Entry Method**


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## CC16CLED

Macro: 16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear



### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable, bidirectional binary counter. It is implemented using carry logic with relative location constraints, which assures most efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are High. The counter ignores clock transitions when CE is Low.

For counting up, the TC output is High when all Q outputs and UP are High. For counting down, the TC output is High when all Q outputs and UP are Low.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, UP, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs				Outputs				
CLR	L	CE	С	UP	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Х	Dn	Dn	TC	CEO
0	0	0	Х	Х	Х	No change	No change	0
0	0	1	$\uparrow$	1	Х	Inc	TC	CEO
0	0	1	$\uparrow$	0	Х	Dec	TC	CEO
z = bit wid	lth - 1	•	•			•		
TC = (Qz∙	Q(z-1)•Q(z-2	2)∙•Q0•UI	P) + (Qz•Q(z-	•1)•Q(z-2)•	•Q0∙UP)			
CEO = TC	•CE							

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# CC16RE

Macro: 16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a synchronous resettable, cascadable binary counter. These counters are implemented using carry logic with relative location constraints to ensure efficient logic placement. The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero on the Low-to-High clock (C) transition. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs and CE are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs			Outputs			
R	CE	С	Qz-Q0	TC	CEO		
1	Х	Ŷ	0	0	0		
0	0	Х	No change	No change	0		
0	1	Ŷ	Inc	TC	CEO		
z = bit width	ı - 1			•	•		
$TC = Qz \bullet Q(z)$	$z-1) \bullet Q(z-2) \bullet \dots \bullet Q0)$						
CEO = TC∙C	CE						

### Logic Table

### **Design Entry Method**

This design element is only for use in schematics.


#### **For More Information**

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

94

# CC8CE

Macro: 8-Bit Cascadable Binary Counter with Clock Enable and Asynchronous Clear



### Introduction

This design element is an asynchronously clearable, cascadable binary counter. It is implemented using carry logic with relative location constraints to ensure efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs			
CLR	CE	С	Qz-Q0	TC	CEO	
1	Х	Х	0	0	0	
0	0	Х	No change	No change	0	
0	1	Ŷ	Inc	TC	CEO	
z = bit width	- 1	•			•	
$TC = Qz \bullet Q(z)$	$z-1)\bullet Q(z-2)\bullet\bullet Q0$					
CEO = TC∙C	E					

### Logic Table


### Design Entry Method

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CC8CLE

Macro: 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear



#### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable binary counter. It is implemented using carry logic with relative location constraints to ensure efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs increment when CE is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs			
CLR	L	CE	С	Dz-D0	Qz-Q0	тс	CEO
1	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Dn	Dn	TC	CEO
0	0	0	Х	Х	No change	No change	0
0	0	1	$\uparrow$	Х	Inc	TC	CEO
z = bit wie	lth - 1						
$TC = Q_Z \bullet$	$Q(z-1) \bullet Q(z-2) \bullet$	••Q0					
CEO = TC	C•CE						

### Logic Table

### **Design Entry Method**


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CC8CLED

Macro: 8-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear



### Introduction

This design element is a synchronously loadable, asynchronously clearable, cascadable, bidirectional binary counter. It is implemented using carry logic with relative location constraints, which assures most efficient logic placement. The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition, independent of the state of clock enable (CE). The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are High. The counter ignores clock transitions when CE is Low.

For counting up, the TC output is High when all Q outputs and UP are High. For counting down, the TC output is High when all Q outputs and UP are Low.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, UP, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs	Outputs				
CLR	L	CE	С	UP	Dz-D0	Qz-Q0	TC	CEO
1	Х	Х	Х	Х	Х	0	0	0
0	1	Х	$\uparrow$	Х	Dn	Dn	TC	CEO
0	0	0	Х	Х	Х	No change	No change	0
0	0	1	$\uparrow$	1	Х	Inc	TC	CEO
0	0	1	Ŷ	0	Х	Dec	TC	CEO
z = bit wi		•	1	•	•	•	•	•
TC = (Qz	• $Q(z-1)$ • $Q(z-1)$	-2)∙•Q0∙U	$(P) + (Qz \bullet Q($	z-1)•Q(z-2)	••Q0•UP)			
CEO = TO	C∙CE							

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# CC8RE

#### Macro: 8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a synchronous resettable, cascadable binary counter. These counters are implemented using carry logic with relative location constraints to ensure efficient logic placement. The synchronous reset (R) is the highest priority input. When R is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero on the Low-to-High clock (C) transition. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when all Q outputs and CE are High.

Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs					
R	CE	С	Qz-Q0	TC	CEO			
1	Х	Ŷ	0	0	0			
0	0	Х	No change	No change	0			
0	1	$\uparrow$	Inc	TC	CEO			
z = bit widt	h - 1		•		•			
$TC = Qz \bullet Q$	$(z-1) \bullet Q(z-2) \bullet \dots \bullet Q0)$							
CEO = TC●	CE							

### Logic Table


#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CD4CE


Macro: 4-Bit Cascadable BCD Counter with Clock Enable and Asynchronous Clear



#### Introduction

CD4CE is a 4-bit (stage), asynchronous clearable, cascadable binary-coded-decimal (BCD) counter. The asynchronous clear input (CLR) is the highest priority input. When CLR is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The Q outputs increment when clock enable (CE) is High during the Low-to-High clock (C) transition. The counter ignores clock transitions when CE is Low. The TC output is High when Q3 and Q0 are High and Q2 and Q1 are Low.

The counter recovers from any of six possible illegal states and returns to a normal count sequence within two clock cycles for Xilinx® devices, as shown in the following state diagram:



Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.



#### Logic Table

Inputs			Outputs							
CLR	CE C		Q3 Q2		Q1	Q0	тс	CEO		
1	Х	Х	0	0	0	0	0	0		
0	1	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO		
0	0	Х	No Change	No Change	No Change	No Change	TC	0		
0	1	Х	1	0	0	1	1	1		
$TC = Q3 \bullet !Q2 \bullet !Q1 \bullet Q0$										
CEO = TC∙O	$CEO = TC \bullet CE$									


#### **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CD4CLE


Macro: 4-Bit Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear



### Introduction

CD4CLE is a 4-bit (stage), synchronously loadable, asynchronously clearable, binarycoded- decimal (BCD) counter. The asynchronous clear input (CLR) is the highest priority input. When (CLR) is High, all other inputs are ignored; the (Q) outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero, independent of clock transitions. The data on the (D) inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition. The (Q) outputs increment when clock enable input (CE) is High during the Low- to-High clock transition. The counter ignores clock transitions when (CE) is Low. The (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low.

The counter recovers from any of six possible illegal states and returns to a normal count sequence within two clock cycles for Xilinx® devices, as shown in the following state diagram:



Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and CLR inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table


Inputs				Outputs	Outputs						
CLR	L	CE	D3 : D0	С	Q3	Q2	Q1	Q0	тс	CEO	
1	Х	Х	Х	Х	0	0	0	0	0	0	
0	1	Х	D3 : D0	$\uparrow$	D3	D2	D1	D0	TC	CEO	
0	0	1	Х	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO	
0	0	0	Х	х	No Change	No Change	No Change	No Change	TC	0	
0	0	1	Х	Х	1	0	0	1	1	1	
TC = Q3	•!Q2•!Q1•	Q0	-	-	-	-	-	-	-	-	
CEO = 1	C•CE										

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CD4RE




Macro: 4-Bit Cascadable BCD Counter with Clock Enable and Synchronous Reset

#### Introduction

CD4RE is a 4-bit (stage), synchronous resettable, cascadable binary-coded-decimal (BCD) counter. The synchronous reset input (R) is the highest priority input. When (R) is High, all other inputs are ignored; the (Q) outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero on the Low-to-High clock (C) transition. The (Q) outputs increment when the clock enable input (CE) is High during the Low-to- High clock transition. The counter ignores clock transitions when (CE) is Low. The (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low.

The counter recovers from any of six possible illegal states and returns to a normal count sequence within two clock cycles for Xilinx® devices, as shown in the following state diagram:



Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs			Outputs							
R	CE C		Q3	Q2	Q1	Q0	тс	CEO		
1	Х	$\uparrow$	0	0	0	0	0	0		
0	1	$\uparrow$	Inc	Inc	Inc	Inc	TC	CEO		
0	0	Х	No Change	No Change	No Change	No Change	TC	0		
0	1	Х	1	0	0	1	1	1		
$TC = Q3 \bullet ! Q2 \bullet ! Q1 \bullet Q0$										
CEO = TC∙C	$CEO = TC \bullet CE$									


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CD4RLE


Macro: 4-Bit Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset



#### Introduction

CD4RLE is a 4-bit (stage), synchronous loadable, resettable, binary-coded-decimal (BCD) counter. The synchronous reset input (R) is the highest priority input. When R is High, all other inputs are ignored; the Q outputs, terminal count (TC), and clock enable out (CEO) go to logic level zero on the Low-to-High clock transitions. The data on the D inputs is loaded into the counter when the load enable input (L) is High during the Low-to-High clock (C) transition. The Q outputs increment when the clock enable input (CE) is High during the Low-to-High clock transition. The counter ignores clock transitions when CE is Low. The TC output is High when Q3 and Q0 are High and Q2 and Q1 are Low.

The counter recovers from any of six possible illegal states and returns to a normal count sequence within two clock cycles for Xilinx® devices, as shown in the following state diagram:



Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and connecting the C, L, and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period. The clock period must be greater than n ( $t_{CE-TC}$ ), where n is the number of stages and the time  $t_{CE-TC}$  is the CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the CE input or use the TC output if it does not.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs				Outputs	Outputs						
R	L	CE	D3 : D0	С	Q3	Q2	Q1	Q0	тс	CEO	
1	Х	Х	Х	$\uparrow$	0	0	0	0	0	0	
0	1	Х	D3 : D0	↑	D3	D	D	D0	TC	CEO	
0	0	1	Х	↑	Inc	Inc	Inc	Inc	TC	CEO	
0	0	0	Х	х	No Change	No Change	No Change	No Change	TC	0	
0	0	1	Х	Х	1	0	0	1	1	1	
TC = Ç	23•!Q2•!Q1	•Q0									
CEO =	TC∙CE										

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# CJ4CE

Macro: 4-Bit Johnson Counter with Clock Enable and Asynchronous Clear

### Introduction

This design element is a clearable Johnson/shift counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero, independent of clock (C) transitions. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when (CE) is Low.

The Q3 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs	Outputs		
CLR CE		С	Q0	Q1 through Q3		
1	Х	Х	0	0		
0	0	Х	No change	No change		
0	1	$\uparrow$	!q3	q0 through q2		


### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CJ4RE

Macro: 4-Bit Johnson Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a resettable Johnson/shift counter. The synchronous reset (R) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero during the Low-to-High clock (C) transition. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when CE is Low.

The Q3 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Q0	Q1 through Q3
0	0
No change	No change
!q3	q0 through q2
	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CJ5CE



Macro: 5-Bit Johnson Counter with Clock Enable and Asynchronous Clear

### Introduction

This design element is a clearable Johnson/shift counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero, independent of clock (C) transitions. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when (CE) is Low.

The Q4 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs				
CLR CE C		С	Q0	Q1 through Q4				
1	Х	Х	0	0				
0	0	Х	No change	No change				
0	1	<b>↑</b>	!q4	q0 through q3				
q = state of refer	q = state of referenced output one setup time prior to active clock transition							

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# CJ5RE

#### Macro: 5-Bit Johnson Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a resettable Johnson/shift counter. The synchronous reset (R) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero during the Low-to-High clock (C) transition. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when CE is Low.

The Q4 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs		
R CE		С	Q0	Q1 through Q4	
1	Х	Ŷ	0	0	
0	0	Х	No change	No change	
0	1	Ŷ	!q4	q0 through q3	
q = state of refe	erenced output one setur	time prior to active clo	ck transition		

### Logic Table

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CJ8CE

Macro: 8-Bit Johnson Counter with Clock Enable and Asynchronous Clear

### Introduction

This design element is a clearable Johnson/shift counter. The asynchronous clear (CLR) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero, independent of clock (C) transitions. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when (CE) is Low.

The Q7 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs					
CLR CE C		Q0	Q1 through Q8				
1	Х	Х	0	0			
0	0	Х	No change	No change			
0	1	Ŷ	!q7	q0 through q7			
q = state of referenced output one setup time prior to active clock transition							


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# CJ8RE

#### Macro: 8-Bit Johnson Counter with Clock Enable and Synchronous Reset



### Introduction

This design element is a resettable Johnson/shift counter. The synchronous reset (R) input, when High, overrides all other inputs and forces the data (Q) outputs to logic level zero during the Low-to-High clock (C) transition. The counter increments (shifts Q0 to Q1, Q1 to Q2, and so forth) when the clock enable input (CE) is High during the Low-to-High clock transition. Clock transitions are ignored when CE is Low.

The Q7 output is inverted and fed back to input Q0 to provide continuous counting operation.

This counter is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs	Outputs					
R CE C		С	Q0	Q1 through Q7					
1	Х	1	0	0					
0	0	Х	No change	No change					
0	1	1	!q7	q0 through q6					
q = state of refe	q = state of referenced output one setup time prior to active clock transition								

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 16-Bit Identity Comparator



### Introduction

This design element is a 16-bit identity comparator. The equal output (EQ) is high when A15 : A0 and B15 : B0 are equal.

Equality is determined by a bit comparison of the two words. When any two of the corresponding bits from each word are not the same, the EQ output is Low.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Macro: 2-Bit Identity Comparator



### Introduction

This design element is a 2-bit identity comparator. The equal output (EQ) is High when the two words A1 : A0 and B1 : B0 are equal.

Equality is determined by a bit comparison of the two words. When any two of the corresponding bits from each word are not the same, the EQ output is Low.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: 4-Bit Identity Comparator

		-
A0	COMP4	
A1		
A2		
A3		-
B0		EQ
B1		
B2		
B3		
		¥4126

### Introduction

This design element is a 4-bit identity comparator. The equal output (EQ) is high when A3 : A0 and B3 : B0 are equal.

Equality is determined by a bit comparison of the two words. When any two of the corresponding bits from each word are not the same, the EQ output is Low.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Macro: 8-Bit Identity Comparator



### Introduction

This design element is an 8-bit identity comparator. The equal output (EQ) is high when A7 : A0 and B7 : B0 are equal.


Equality is determined by a bit comparison of the two words. When any two of the corresponding bits from each word are not the same, the EQ output is Low.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit Magnitude Comparator



### Introduction

This design element is a 16-bit magnitude comparator that compare two positive Binary-weighted words. It compares A15 : A0 and B15 : B0, where A15 and B15 are the most significant bits.

The greater-than output (GT) is High when A > B, and the less-than output (LT) is High when A < B When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

Inputs								Outputs	
A7, B7	A6, B6	A5, B5	A4, B4	A3, B3	A2, B2	A1, B1	A0, B0	GT	LT
A7>B7	Х	Х	Х	Х	Х	Х	Х	1	0
A7 <b7< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b7<>	Х	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6>B6	Х	Х	Х	Х	Х	Х	1	0
A7=B7	A6 <b6< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b6<>	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5>B5	Х	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5 <b5< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b5<>	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4>B4	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4 <b4< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b4<>	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3>B3	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b3<>	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2>B2	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>0</td><td>1</td></b2<>	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1>B1	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>0</td><td>1</td></b1<>	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0>B0	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>0</td><td>1</td></b0<>	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0=B0	0	0

### Logic Table

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 2-Bit Magnitude Comparator



### Introduction

This design element is a 2-bit magnitude comparator that compare two positive binary-weighted words. It compares A1 : A0 and B1 : B0, where A1 and B1 are the most significant bits.

The greater-than output (GT) is High when A > B, and the less-than output (LT) is High when A < B When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

### Logic Table


Inputs		Outputs	Outputs			
A1	B1	A0	В0	GT	LT	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	0	0	1	0	1	
0	0	1	1	0	0	
1	1	0	0	0	0	
1	1	1	0	1	0	
1	1	0	1	0	1	
1	1	1	1	0	0	
1	0	Х	Х	1	0	
0	1	Х	Х	0	1	

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Macro: 4-Bit Magnitude Comparator



### Introduction

This design element is a 4-bit magnitude comparator that compare two positive Binary-weighted words. It compares A3 : A0 and B3 : B0, where A3 and B3 are the most significant bits.

The greater-than output (GT) is High when A > B, and the less-than output (LT) is High when A < B When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

Inputs		Outputs	Outputs			
A3, B3	A2, B2	A1, B1	A0, B0	GT	LT	
A3>B3	Х	Х	Х	1	0	
A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td><td></td></b3<>	Х	Х	Х	0	1	
A3=B3	A2>B2	Х	Х	1	0	
A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>0</td><td>1</td><td></td></b2<>	Х	Х	0	1	
A3=B3	A2=B2	A1>B1	Х	1	0	
A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>0</td><td>1</td><td></td></b1<>	Х	0	1	
A3=B3	A2=A2	A1=B1	A0>B0	1	0	
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>0</td><td>1</td><td></td></b0<>	0	1	
A3=B3	A2=B2	A1=B1	A0=B0	0	0	


### Logic Table

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 8-Bit Magnitude Comparator



### Introduction

This design element is an 8-bit magnitude comparator that compare two positive Binary-weighted words. It compares A7 : A0 and B7 : B0, where A7 and B7 are the most significant bits.

The greater-than output (GT) is High when A > B, and the less-than output (LT) is High when A < B When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

Inputs								Outputs	
A7, B7	A6, B6	A5, B5	A4, B4	A3, B3	A2, B2	A1, B1	A0, B0	GT	LT
A7>B7	Х	Х	Х	Х	Х	Х	Х	1	0
A7 <b7< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b7<>	Х	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6>B6	Х	Х	Х	Х	Х	Х	1	0
A7=B7	A6 <b6< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b6<>	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5>B5	Х	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5 <b5< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b5<>	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4>B4	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4 <b4< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b4<>	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3>B3	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b3<>	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2>B2	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>0</td><td>1</td></b2<>	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1>B1	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>0</td><td>1</td></b1<>	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0>B0	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>0</td><td>1</td></b0<>	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0=B0	0	0

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

```
Send Feedback
```

#### Macro: 16-Bit Magnitude Comparator



#### Introduction

This design element is a 16-bit, magnitude comparator that compares two positive Binary weighted words A15 : A0 and B15 : B0, where A15 and B15 are the most significant bits.

This comparator is implemented using carry logic with relative location constraints to ensure efficient logic placement.

The greater-than output (GT) is High when A>B, and the less-than output (LT) is High when A<B. When the two words are equal, both GT and LT are Low. Equality can be flagged with this macro by connecting both outputs to a NOR gate.

Inputs								Outputs	
A7, B7	A6, B6	A5, B5	A4, B4	A3, B3	A2, B2	A1, B1	A0, B0	GT	LT
A7>B7	Х	Х	Х	Х	Х	Х	Х	1	0
A7 <b7< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b7<>	Х	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6>B6	Х	Х	Х	Х	Х	Х	1	0
A7=B7	A6 <b6< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b6<>	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5>B5	Х	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5 <b5< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b5<>	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4>B4	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4 <b4< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b4<>	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3>B3	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b3<>	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2>B2	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>0</td><td>1</td></b2<>	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1>B1	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>0</td><td>1</td></b1<>	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0>B0	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>0</td><td>1</td></b0<>	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0=B0	0	0

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

#### Macro: 8-Bit Magnitude Comparator



### Introduction

This design element is an 8-bit, magnitude comparator that compares two positive Binaryweighted words A7 : A0 and B7 : B0, where A7 and B7 are the most significant bits.

This comparator is implemented using carry logic with relative location constraints to ensure efficient logic placement.

The greater-than output (GT) is High when A>B, and the less-than output (LT) is High when A<B. When the two words are equal, both GT and LT are Low. Equality can be flagged with this macro by connecting both outputs to a NOR gate.

Inputs								Outputs	
A7, B7	A6, B6	A5, B5	A4, B4	A3, B3	A2, B2	A1, B1	A0, B0	GT	LT
A7>B7	Х	Х	Х	Х	Х	Х	Х	1	0
A7 <b7< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b7<>	Х	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6>B6	Х	Х	Х	Х	Х	Х	1	0
A7=B7	A6 <b6< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b6<>	Х	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5>B5	Х	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5 <b5< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b5<>	Х	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4>B4	Х	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4 <b4< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b4<>	Х	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3>B3	Х	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>0</td><td>1</td></b3<>	Х	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2>B2	Х	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>0</td><td>1</td></b2<>	Х	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1>B1	Х	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>0</td><td>1</td></b1<>	Х	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0>B0	1	0
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>0</td><td>1</td></b0<>	0	1
A7=B7	A6=B6	A5=B5	A4=B4	A3=B3	A2=B2	A1=B1	A0=B0	0	0

### Logic Table

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

# D2\_4E

#### Macro: 2- to 4-Line Decoder/Demultiplexer with Enable



### Introduction

This design element is a decoder/demultiplexer. When the enable (E) input of this element is High, one of four active-High outputs (D3 : D0) is selected with a 2-bit binary address (A1 : A0) input. The non-selected outputs are Low. Also, when the E input is Low, all outputs are Low. In demultiplexer applications, the E input is the data input.

### Logic Table

Inputs			Outputs	Outputs				
A1	A0	E	D3	D2	D1	D0		
Х	Х	0	0	0	0	0		
0	0	1	0	0	0	1		
0	1	1	0	0	1	0		
1	0	1	0	1	0	0		
1	1	1	1	0	0	0		

### **Design Entry Method**


This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# D3\_8E

#### Macro: 3- to 8-Line Decoder/Demultiplexer with Enable



### Introduction

When the enable (E) input of the D3\_8E decoder/demultiplexer is High, one of eight active-High outputs (D7 : D0) is selected with a 3-bit binary address (A2 : A0) input. The non-selected outputs are Low. Also, when the E input is Low, all outputs are Low. In demultiplexer applications, the E input is the data input.

### Logic Table

Inpute	6			Outputs							
A2	A1	A0	E	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	1	0	0	0	0	0	0	1	0
0	1	0	1	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0
1	0	1	1	0	0	1	0	0	0	0	0
1	1	0	1	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# D4\_16E

Macro: 4- to 16-Line Decoder/Demultiplexer with Enable



### Introduction

This design element is a decoder/demultiplexer. When the enable (E) input of this design element is High, one of 16 active-High outputs (D15 : D0) is selected with a 4-bit binary address (A3 : A0) input. The non-selected outputs are Low. Also, when the E input is Low, all outputs are Low. In demultiplexer applications, the E input is the data input.


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# DCM\_SP

#### Primitive: Digital Clock Manager



### Introduction

This design element is a digital clock manager that provides multiple functions. It can implement a clock delay locked loop (DLL), a digital frequency synthesizer (DFS), and a digital phase shifter (DPS). DCM\_SPs are useful for eliminating the clock delay coming on and off the chip, shifting the clock phase to improve data capture, deriving different frequency clocks, as well as other useful clocking functions.

#### **Port Descriptions**

Port	Direction	Width	Function
CLKDV	Output	1	Divided clock output, controlled by the CLKDV_DIVIDE attribute. The CLKDV output has a 50% duty cycle unless the CLKDV_DIVIDE attribute is a non-integer value.
CLKFB	Input	1	Clock feedback input to DCM. The feedback input is required unless the DFS outputs, CLKFX or CLKFX180, are used standalone. The source of the CLKFB input must be the CLK0 or CLK2X output from the DCM and the CLK_FEEDBACK must be set to 1X or 2X accordingly. When set to NONE, CLKFB is unused and should be tied low. Ideally, the feedback point includes the delay added by the clock distribution network, either internally or externally.
CLKFX	Output	1	Synthesized clock output, controlled by the CLKFX_MULTIPLY and CLKFX_DIVIDE attributes. Always has a 50% duty cycle. If no phase relationship is necessary, then no clock feedback is required.
CLKFX180	Output	1	Synthesized clock output CLKFX, 180 degree phase shift (an inverted version of CLKFX). Always has a 50% duty cycle. If no phase relationship is necessary, then no feedback loop is required.
CLKIN	Input	1	Clock input to DCM. Always required. The CLKIN frequency and jitter must fall within the limits specified in the data sheet.
CLK0	Output	1	Same frequency as CLKIN, 0 phase shift (i.e., not phase shifted).
CLK2X	Output	1	Double-frequency clock output, 0 degree phase shift. When available, the CLK2X output always has a 50% duty cycle. Either CLK0 or CLK2X is required as a feedback source for DLL functions.

# Send Feedback

Port	Direction	Width	Function
CLK2X180	Output	1	Double-frequency clock output, 180 degree phase shift. When available, the CLK2X180 output always has a 50% duty cycle.
CLK90	Output	1	Same frequency as CLKIN, 90 degree phase shift (quarter period).
CLK180	Output	1	Same frequency as CLKIN, 180 degree phase shift (half period).
CLK270	Output	1	Same frequency as CLKIN, 270 degree phase shift (three-quarters period).
LOCKED	Output	1	All DCM features have locked onto the CLKIN frequency. Clock outputs are now valid, assuming CLKIN is within specified limits.
			• 0 - DCM is attempting to lock onto CLKIN frequency. DCM clock outputs are not valid.
			• 1 - DCM is locked onto CLKIN frequency. DCM clock outputs are valid.
			• 1-to-0 - DCM lost lock. Reset DCM.
PSCLK	Input	1	Clock input to variable phase shifter, clocked on rising edge. When using a global clock buffer, only the upper eight BUFGMUXs can drive PSCLK: BUFGMUX_X2Y1, BUFGMUX_X2Y2, BUFGMUX_X2Y3, BUFGMUX_X2Y4, BUFGMUX_X3Y5, BUFGMUX_X3Y6, BUFGMUX_X3Y7 and BUFGMUX_X3Y8.
PSDONE	Output	1	Variable phase shift operation complete.
			• 0 - No phase shift operation is active or phase shift operation is in progress.
			• 1 - Requested phase shift operation is complete. Output High for one PSCLK cycle. Next variable phase shift operation can commence.
PSEN	Input	1	Variable phase-shift enable. Can be inverted within a DCM block. Non-inverted behavior shown below.
			• 0 - Disable variable phase shift. Ignore inputs to phase shifter.
			• 1 - Enable variable phase shift operations on next rising PSCLK clock edge.
			<b>Note</b> Tie to 0 when not in use.
PSINCDEC	Input	1	Increment/decrement variable phase shift. Can be inverted within a DCM block. Non-inverted behavior shown below.
			• 0 - Decrement phase shift value on next enabled, rising PSCLK clock edge.
			• 1 - Increment phase shift value on next enabled, rising PSCLK clock edge.
RST	Input	1	Asynchronous reset input. Resets the DCM logic to its postconfiguration state. Causes DCM to reacquire and relock to the CLKIN input. Invertible within DCM block. Non-inverted behavior shown below.
			• 0 - No effect.
			• 1 - Reset DCM block. Hold RST pulse High for at least three valid CLKIN cycles.
STATUS[7:0]	Output	8	The status output bus provides DCM status.
			• STATUS[0] - Variable phase shift overflow. Control output for variable fine phase shifting. The variable phase shifter has reached a minimum or maximum limit value. The limit value is either +/-255 or a lesser value if the phase shift has reached the end of the delay line.

Port	Direction	Width	Function
			– 0 - The phase shift has not yet reached its limit value.
			– 1 - The phase shift has reached its limited value.
			• STATUS[1] - CLKIN Input Stopped Indicator. Available only when the CLKFB feedback input is connected. Held in reset until the LOCKED output is asserted. Requires at least one CLKIN cycle to become active. Never asserted if CLKIN never toggles.
			<ul> <li>0 - CLKIN input is toggling.</li> </ul>
			<ul> <li>- 1 - CLKIN input is not toggling even though the locked output can still be High.</li> </ul>
			• STATUS[2] - CLKFX or CLKFX180 output stopped indicator.
			<ul> <li>0 - CLKFX and CLKFX180 outputs are toggling.</li> </ul>
			<ul> <li>- 1 - CLKFX and CLKFX180 outputs are not toggling, even though the LOCKED output can still be High.</li> </ul>
			• STATUS[4:3] - Reserved.

### Design Entry Method

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed_Values	Default	Description
CLK_FEEDBACK	String	"1X", "2X", "NONE"	"1X"	<ul><li>Defines the DCM feedback mode.</li><li>"1X" - CLK0 as feedback.</li></ul>
CLKDV_DIVIDE	1 significant digit Float	2.0, 1.5, 2.5, 3.0, 3.5, 4.0, 4.5, 5.0, 5.5, 6.0, 6.5, 7.0, 7.5, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0, 14.0, 15.0, 16.0	2.0	• "2X" - CLK2X as feedback. Specifies the extent to which the CLKDLL, CLKDLLE, CLKDLLHF, or DCM_SP clock divider (CLKDV output) is to be frequency divided.
CLKFX_DIVIDE	Integer	1 to 32	1	Specifies the frequency divider value for the CLKFX output.
CLKFX_MULTIPLY	Integer	2 to 32	4	Specifies the frequency multiplier value for the CLKFX output.
CLKIN_DIVIDE_ BY_2	Boolean	FALSE, TRUE	FALSE	Enables CLKIN divide by two features.
CLKIN_PERIOD	Float	2.000 to 1000.000	None	Specifies the input period to the DCM_SP CLKIN input in ns.


Attribute	Data Type	Allowed_Values	Default	Description
CLKOUT_PHASE_ SHIFT	String	"NONE", "FIXED", "VARIABLE"	"NONE"	<ul> <li>This attribute specifies the phase shift mode.</li> <li>"NONE" - No phase shift capability. Any set value has no effect.</li> <li>"FIXED" - DCM outputs are a fixed phase shift from CLKIN. Value is specified by PHASE_SHIFT attribute.</li> <li>"VARIABLE" - Allows the DCM outputs to be shifted in a positive and negative range relative to CLKIN. Starting value is specified by PHASE_SHIFT.</li> </ul>
DESKEW_ADJUST	String	"SYSTEM_ SYNCHRONOUS", "SOURCE_ SYNCHRONOUS"	"SYSTEM_ SYNCHRONOUS"	Sets configuration bits affecting the clock delay alignment between the DCM_SP output clocks and an FPGA clock input pin.
DFS_FREQUENCY_ MODE	String	"LOW", "HIGH"	"LOW"	This is a legacy attribute. The DCM is always in the automatic frequency search mode. Setting High or Low makes no effect.
DLL_FREQUENCY_ MODE	String	"LOW", "HIGH"	"LOW"	This is a legacy attribute. The DCM is always in the automatic frequency search mode. Setting High or Low makes no effect.
DSS_MODE	String	"NONE", "SPREAD_2", "SPREAD_4", "SPREAD_6", "SPREAD_8"	"NONE"	<ul> <li>Specifies a frequency spread for output clocks.</li> <li>"NONE" - The default, specifies no spread factors. The digital spread spectrum function is disabled.</li> <li>"SPREAD_2" - Creates a new clock period that is +/-50 ps of the current clock period.</li> <li>"SPREAD_4" - Creates a new clock period that is +/-100 ps of the current clock period.</li> <li>"SPREAD_6" - Creates a new clock period that is +/-150 ps of the current clock period.</li> <li>"SPREAD_6" - Creates a new clock period that is +/-150 ps of the current clock period.</li> <li>"SPREAD_6" - Creates a new clock period that is +/-150 ps of the current clock period.</li> <li>SPREAD_8" - Creates a new clock period that is +/-200 ps of the current clock period.</li> <li>Spreading is cumulative as the value is increased. For example, "SPREAD_2" creates two additional clock frequencies at +/-50 ps relative to the input clock frequency; "SPREAD_4" does the same as "SPREAD_2", plus it creates two additional clock frequencies at +/-100 ps.</li> </ul>
DUTY_CYCLE_ CORRECTION	Boolean	TRUE, FALSE	TRUE	Unsupported
FACTORY_JF	Hexadecimal	16'h8080 to 16'hffff	16'hc080	Unsupported

Attribute	Data Type	Allowed_Values	Default	Description
PHASE_SHIFT	Integer	-255 to 255	0	The PHASE_SHIFT attribute is applicable only if the CLKOUT_PHASE_SHIFT attribute is set to FIXED or VARIABLE. Defines the rising-edge skew between CLKIN and all the DCM clock outputs at configuration and consequently phase shifts the DCM clock outputs. The skew or phase shift value is specified as an integer that represents a fraction of the clock period as expressed in the equations in Fine Phase Shifting. Actual allowable values depends on input clock frequency. The actual range is less when TCLKIN > FINE_SHIFT_RANGE. The FINE_SHIFT_RANGE specification represents the total delay of all taps in the delay line.
STARTUP_WAIT	Boolean	FALSE, TRUE	FALSE	<ul> <li>Controls whether the FPGA configuration signal DONE waits for the DCM to assert its LOCKED signal before going High.</li> <li>FALSE - Default. DONE is asserted at the end of configuration without waiting for the DCM to assert LOCKED.</li> <li>TRUE - The DONE signal does not transition High until the LOCKED signal transitions High on the associated DCM.</li> <li>STARTUP_WAIT does not prevent LOCKED from transitioning High. The FPGA startup sequence must also be modified to insert a LCK (lock) cycle before the pestranad guela. The DONE</li> </ul>
				before the postponed cycle. The DONE cycle or the GWE cycle are typical choices. When more than one DCM is configured, the FPGA waits until all DCMs are LOCKED.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## DEC\_CC16





### Introduction

This design element is a 16-bit decoder that is used to build wide-decoder functions. It is implemented by cascading CY\_MUX elements driven by look-up tables (LUTs). The C\_IN pin can only be driven by the output (O) of a previous decode stage. When one or more of the inputs (A) are Low, the output is Low. When all the inputs are High and the C\_IN input is High, the output is High. You can decode patterns by adding inverters to inputs.

### Logic Table

Inputs	Outputs				
A0	A1		Az	C_IN	0
1	1	1	1	1	1
Х	Х	Х	Х	0	0
0	Х	Х	Х	Х	0
Х	0	Х	Х	Х	0
Х	Х	Х	0	Х	0
z = 3 for DE	C_CC4; z = 7 for DE	C_CC8; z = 15 for DI	EC_CC16		·

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Send Feedback

# DEC\_CC4





### Introduction

This design element is a 4-bit decoder that is used to build wide-decoder functions. It is implemented by cascading CY\_MUX elements driven by look-up tables (LUTs). The C\_IN pin can only be driven by the output (O) of a previous decode stage. When one or more of the inputs (A) are Low, the output is Low. When all the inputs are High and the C\_IN input is High, the output is High. You can decode patterns by adding inverters to inputs.

### Logic Table

Inputs	Outputs				
A0	A1		Az	C_IN	0
1	1	1	1	1	1
Х	Х	Х	Х	0	0
0	Х	Х	Х	Х	0
Х	0	Х	Х	Х	0
Х	Х	Х	0	Х	0
z = 3 for DEC	$C_CC4; z = 7 \text{ for } DE$	C_CC8; z = 15 for DE	EC_CC16		•


### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# DEC\_CC8

Macro: 8-Bit Active Low Decoder



### Introduction

This design element is a 8-bit decoder that is used to build wide-decoder functions. It is implemented by cascading CY\_MUX elements driven by look-up tables (LUTs). The C\_IN pin can only be driven by the output (O) of a previous decode stage. When one or more of the inputs (A) are Low, the output is Low. When all the inputs are High and the C\_IN input is High, the output is High. You can decode patterns by adding inverters to inputs.

### Logic Table


Inputs							
A0	A1		Az	C_IN	0		
1	1	1	1	1	1		
Х	Х	Х	Х	0	0		
0	Х	Х	Х	Х	0		
Х	0	Х	Х	Х	0		
Х	Х	Х	0	Х	0		

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





### Introduction

This design element is a 4-bit, active-low decoder that is implemented using combinations of LUTs and MUXCYs.

### Logic Table


Inputs				Outputs*
A0	A1		Az	0
1	1	1	1	1
0	Х	Х	Х	0
Х	0	Х	X	0
Х	Х	Х	0	0
z = bitwidth -1				
*A pull-up resi	stor must be connected	to the output to establish	High-level drive current	

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 32-Bit Active-Low Decoder



### Introduction

This design element is a 32-bit active-low decoder that is implemented using combinations of LUTs and MUXCYs.

### Logic Table


Inputs				Outputs
A0	A1		Az	0
1	1	1	1	1
0	Х	Х	Х	0
Х	0	Х	Х	0
Х	Х	Х	0	0
z = 31 for DECODE32,	z = 63 for DECODE64			

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 4-Bit Active-Low Decoder



### Introduction

This design element is a 4-bit, active-low decoder that is implemented using combinations of LUTs and MUXCYs.

## Logic Table


Inputs				Outputs*
A0	A1		Az	0
1	1	1	1	1
0	Х	Х	Х	0
х	0	Х	Х	0
х	Х	Х	0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 64-Bit Active-Low Decoder



### Introduction

This design element is a 64-bit active-low decoder that is implemented using combinations of LUTs and MUXCYs.

### Logic Table

Inputs				Outputs
A0	A1		Az	0
1	1	1	1	1
0	Х	Х	Х	0
Х	0	Х	Х	0
Х	Х	Х	0	0
z = 31 for DEC	ODE32, $z = 63$ for DECC	DDE64		


### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# **DECODE8**

#### Macro: 8-Bit Active-Low Decoder



### Introduction

This design element is a 8-bit, active-low decoder that is implemented using combinations of LUTs and MUXCY's.

### Logic Table

Inputs	Outputs*			
A0	A1		Az	0
1	1	1	1	1
0	Х	Х	Х	0
Х	0	Х	Х	0
Х	Х	Х	0	0
z = bitwidth -1		-	-	
*A pull-up resis	tor must be connected	to the output to establish	High-level drive current	

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



### **DNA\_PORT**

Primitive: Device DNA Data Access Port



### Introduction

This element allows access to a dedicated shift register that can be loaded with the Device DNA data bits (unique ID) for a given device. In addition to shifting out the DNA data bits, this component allows for the inclusion of supplemental bits of your data, or allows for the DNA data to rollover (repeat DNA data after initial data has been shifted out). This component is primarily used in conjunction with other circuitry to build added copy protection for the FPGA bitstream from possible theft. Connect all inputs and outputs to the design to ensure proper operation. To access the Device DNA data, you must first load the shift register by setting the active high READ signal for one clock cycle. After the shift register is loaded, the data can be synchronously shifted out by enabling the active high SHIFT input and capturing the data out the DOUT output port. Additional data can be appended to the end of the 57-bit shift register by connecting the appropriate logic to the DIN port. If DNA data rollover is desired, connect the DOUT port directly to the DIN port to allow for the same data to be shifted out after completing the 57-bit shift operation. If no additional data is necessary, the DIN port can be tied to a logic zero. The attribute SIM\_DNA\_VALUE can be optionally set to allow for simulation of a possible DNA data sequence. By default, the Device DNA data bits are all zeros in the simulation model.

Port	Direction	Width	Function
CLK	Input	1	Clock input.
DIN	Input	1	User data input pin.
DOUT	Output	1	DNA output data.
READ	Input	1	Active high load DNA, active low read input.
SHIFT	Input	1	Active high shift enable input.

#### **Port Descriptions**

### **Design Entry Method**

This design element can be used in schematics.

Connect all inputs and outputs to the design to ensure proper operation.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
SIM_DNA_VALUE	Hexa- decimal	57'h00000000 0000000 to 57'h1fffffffffffff	57'h00000000 0000000	Specifies the Pre-programmed factory ID value.


### For More Information

See the *Spartan-3A FPGA Family Data Sheet* (DS529).



### DSP48A

Primitive: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block



### Introduction

The DSP48A is a versatile, scalable, hard IP block that allows for the creation of compact, high-speed, arithmetic-intensive operations, such as those seen for many DSP algorithms. The block consists of a configurable, 18-bit, pre-add/sub, followed by an 18x18 signed multiplier, followed by a 48-bit post-add/sub/accum. Several configurable pipeline registers exist within the block, allowing for higher clock speeds with the trade-off of added latency. Opmode pins allow the block operation to change from one clock-cycle to the next, thus allowing a single block to serve several arithmetic functions within a design. Multiple DSP48A blocks can be cascaded to form larger multiplication and addition functions. See the *XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide (UG431)* for additional details on the use of this element.

### **Port Descriptions**

Port	Direction	Width	Function			
Data Ports						
А	Input	18	18-bit data input to the multiplier or the post add/sub depending on the value of OPMODE[1:0].			
В	Input	18	18-bit data input to the multiplier, the pre-add/sub, and optionally the post-add/sub, depending on the value of OPMODE[1:0].			

8	XIL	<b>INX</b> ®
---	-----	--------------

Port	Direction	Width	Function	
С	Input	48	48-bit data input to post-add/sub.	
D	Input	18	18-bit data input to pre-add/sub.	
CARRYIN	Input	1	External carry input to the post-add/sub. Should only be connected to the CARRYOUT pin of another DSP48A block.	
Р	Output	48	Primary data output.	
CARRYOUT	Output	1	Carry out signal for the post-add/sub. Should only be connected to the CARRYIN pin of another DSP48A.	
	-		Control Inputs	
CLK	Input	1	DSP48A clock	
OPMODE	Input	8	Control input to select the arithmetic operations of the DSP48A.	
OPMODE[1:0]		•	Specifies the source of the X input to the post-add/sub	
			• 0 - Specifies to place all zeros (disable the post-add/sub).	
			• 1 - Use the multiplier product.	
			• 2 - Use the POUT output signal.	
			• 3 - Use the concatenated D, B, A input signals.	
OPMODE[3:2]			Specifies the source of the Z input to the post-add/sub	
			• 0 - Disable the post-add/sub and propagate the multiplier product to POUT.	
			• 1 - Use PCIN.	
			• 2 - Use the POUT port (accumulator).	
			• 3 - Use the C port.	
OPMODE[4]			Specifies the use of the pre-add/sub	
			• 0 - Bypass the pre-add/sub, supplying the data on Port B directly to the multiplier.	
			• 1 - Use the pre-add/sub, adding or subtracting the values on the B and D ports prior to the multiplier.	
OPMODE[5]			Force a value on carry-in to the post-add/sub. Only applicable when CARRYINSEL = "OPMODE5".	
OPMODE[6]			Specifies whether the pre-add/sub is an adder or subtracter	
			• 0 - Specifies pre-add/sub to perform an addition operation.	
			• 1 - Specifies pre-add/sub to perform a subtract operation.	
OPMODE[7]			Specifies whether the post-add/sub is an adder or subtracter	
			• 0 - Specifies post-add/sub to perform an addition operation.	
			• 1 - Specifies post-add/sub to perform a subtract operation.	
		Res	et/Clock Enable Inputs	
RSTA	Input	1	Active high, reset for the A port registers (A0REG = 1 or A1REG = 1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.	
RSTB	Input	1	Active high, reset for the B port registers (B0REG = 1 or B1REG = 1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	



Port	Direction	Width	Function	
RSTC	Input	1	Active high, reset for the C port registers (CREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTD	Input	1	Active high, reset for the D port registers (DREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTM	Input	1	Active high, reset for the multiplier registers (MREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTP	Input	1	Active high, reset for the P output registers (PREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTCARRYIN	Input	1	Active high, reset for the carry-in register (CARRYINREG =1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTOPMODE	Input	1	Active High, reset for the OPMODE registers (OPMODEREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
CEA	Input	1	Active High, clock enable for the A port registers (A0REG = 1 or A1REG = 1). Tie to logic one if not used and A0REG = 1 or A1REG = 1.Tie to logic zero if A0REG = 0, and A1REG = 0.	
CEB	Input	1	Active High, clock enable for the B port registers (B0REG = 1 or B1REG = 1). Tie to logic one if not used and B0REG = 1 or B1REG = 1. Tie to logic zero if B0REG = 0 and B1REG = 0.	
CEC	Input	1	Active high, clock enable for the C port registers (CREG=1). Tie to logic one if not used and CREG=1. Tie to a logic zero if CREG=0.	
CED	Input	1	Active high, clock enable for the D port registers (DREG=1). Tie to logic one if not used and DREG=1. Tie to a logic zero if DREG=0.	
CEM	Input	1	Active high, clock enable for the multiplier registers (MREG=1). Ti to logic one if not used and MREG=1. Tie to a logic zero if MREG=0	
CEP	Input	1	Active high, clock enable for the output port registers (PREG=1). Tie to logic one if not used and PREG=1. Tie to a logic zero if PREG=0.	
CECARRYIN	Input	1	Active high, clock enable for the carry-in registers (CARRYINREG=1). Tie to logic one if not used and CARRYINREG=1. Tie to a logic zero if CARRINREG=0.	
CEOPMODE	Input	1	Clock enable for the OPMODE input registers (OPMODEREG=1). Tie to logic one if not used and OPMODEREG=1. Tie to a logic zero if OPMODEREG=0.	
Cascade Ports				
PCIN	Input	48	Cascade input for Port P. If used, connect to PCOUT of upstream cascaded DSP48A. If not used, tie port to all zeros.	
PCOUT	Output	48	Cascade output for Port P. If used, connect to PCIN of downstream cascaded DSP48A. If not used, leave unconnected.	
BCOUT	Output	18	Cascade output for Port B. If used, connect to the B port of downstream cascaded DSP48A. If not used, leave unconnected.	

### **Design Entry Method**

This design element can be used in schematics.

Send Feedback


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
A0REG	Integer	0, 1	0	Selects whether to register the first stage A input to the DSP48A.
A1REG	Integer	0, 1	1	Selects whether to register the second stage A input to the DSP48A.
BOREG	Integer	0, 1	0	Selects whether to register the first stage B input to the DSP48A.
B1REG	Integer	0, 1	1	Selects whether to register the second stage B input to the DSP48A.
CARRYINREG	Integer	0, 1	1	Selects whether to register the CARRYIN input to the DSP48A. This should only be used when CARRYINSEL is set to "CARRYIN" and the CARRYIN pin is used.
CARRYINSEL	String	"CARRYIN", "OPMODE5"	"CARRYIN"	Selects whether the post add/sub carry-in signal should be sourced from the CARRYIN pin (connected to the CARRYOUT of another DSP48A) or dynamically controlled from the FPGA fabric by the OPMODE[5] input.
CREG	Integer	0, 1	1	Selects whether to register the C input to the DSP48A.
DREG	Integer	0, 1	1	Selects whether to register the D input to the DSP48A.
MREG	Integer	0, 1	1	Selects whether to register the multiplier stage of the DSP48A. Enable=1/disable=0.
OPMODEREG	Integer	0, 1	1	Selects whether to register the OPMODE inputs to the DSP48A.
PREG	Integer	0, 1	1	Selects whether to register the C input to the DSP48A.
RSTTYPE	String	"ASYNC", "SYNC"	"SYNC"	Selects whether all resets for the DSP48A should have a synchronous or asynchronous reset capability. Due to improved timing and circuit stability, it is recommended to always have this set to "SYNC" unless an asynchronous reset is absolutely necessary.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FD

Primitive: D Flip-Flop



### Introduction

This design element is a D-type flip-flop with data input (D) and data output (Q). The data on the D inputs is loaded into the flip-flop during the Low-to-High clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs	
D	С	Q
0	$\uparrow$	0
1	$\uparrow$	1

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# FD\_1

Primitive: D Flip-Flop with Negative-Edge Clock



### Introduction

This design element is a single D-type flip-flop with data input (D) and data output (Q). The data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs	
D	С	Q
0	$\downarrow$	0
1	$\downarrow$	1

### **Design Entry Method**

This design element is only for use in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# FD16CE

Macro: 16-Bit Data Register with Clock Enable and Asynchronous Clear



### Introduction

This design element is a 16-bit data register with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data outputs (Q) Low. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs		
CLR	CE	Dz : D0	С	Qz : Q0
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	Dn	1	Dn
z = bit-width - 1				


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FD16RE

Macro: 16-Bit Data Register with Clock Enable and Synchronous Reset



### Introduction

This design element is a 16-bit data registers. When the clock enable (CE) input is High, and the synchronous reset (R) input is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q0) during the Low-to-High clock (C) transition. When R is High, it overrides all other inputs and resets the data outputs (Q) Low on the Low-to-High clock transition. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
R	CE	Dz : D0	С	Qz: Q0
1	Х	Х	$\uparrow$	0
0	0	Х	Х	No Change
0	1	Dn	$\uparrow$	Dn
z = bit-width - 1				

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



### FD4CE

#### Macro: 4-Bit Data Register with Clock Enable and Asynchronous Clear

D0 D1 D2 D3 CE C	FD4CE	Q0 Q1 Q2 Q3
CLR		X3733

### Introduction

This design element is a 4-bit data register with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data outputs (Q) Low. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
CLR	CE	Dz : D0	С	Qz: Q0
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	Dn	$\uparrow$	Dn
z = bit-width - 1				

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FD4RE

		1
D0	FD4RE	Q0
D1		Q1
D2		Q2
D3 CE		Q3
CE		
С		
	ſ	
_		1
R		X3734

Macro: 4-Bit Data Register with Clock Enable and Synchronous Reset

### Introduction

This design element is a 4-bit data registers. When the clock enable (CE) input is High, and the synchronous reset (R) input is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q0) during the Low-to-High clock (C) transition. When R is High, it overrides all other inputs and resets the data outputs (Q) Low on the Low-to-High clock transition. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
R	CE	Dz : D0	С	Qz: Q0
1	Х	Х	↑	0
0	0	Х	Х	No Change
0	1	Dn	↑ (	Dn
z = bit-width - 1				


### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FD8CE

#### Macro: 8-Bit Data Register with Clock Enable and Asynchronous Clear



### Introduction

This design element is a 8-bit data register with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data outputs (Q) Low. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
CLR	CE	Dz : D0	С	Qz: Q0
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	Dn	$\uparrow$	Dn
z = bit-width - 1				


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

### FD8RE

Macro: 8-Bit Data Register with Clock Enable and Synchronous Reset



### Introduction

This design element is an 8-bit data register. When the clock enable (CE) input is High, and the synchronous reset (R) input is Low, the data on the data inputs (D) is transferred to the corresponding data outputs (Q0) during the Low-to-High clock (C) transition. When R is High, it overrides all other inputs and resets the data outputs (Q) Low on the Low-to-High clock transition. When CE is Low, clock transitions are ignored.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
R	CE	Dz : D0	С	Qz : Q0
1	X	Х	↑ (	0
0	0	Х	Х	No Change
0	1	Dn	↑	Dn
z = bit-width - 1				

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

### FDC

#### Primitive: D Flip-Flop with Asynchronous Clear



### Introduction

This design element is a single D-type flip-flop with data (D) and asynchronous clear (CLR) inputs and data output (Q). The asynchronous CLR, when High, overrides all other inputs and sets the (Q) output Low. The data on the (D) input is loaded into the flip-flop when CLR is Low on the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs
CLR	D	С	Q
1	Х	Х	0
0	D	$\uparrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDC\_1

Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Clear



### Introduction

FDC\_1 is a single D-type flip-flop with data input (D), asynchronous clear input (CLR), and data output (Q). The asynchronous CLR, when active, overrides all other inputs and sets the (Q) output Low. The data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs			Outputs
CLR	D	С	Q
1	Х	Х	0
0	D	$\downarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# FDCE

#### Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear



### Introduction

This design element is a single D-type flip-flop with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data input (D) of this design element is transferred to the corresponding data output (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data output (Q) Low. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
CLR	CE	D	С	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	D	$\uparrow$	D

### **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDCE\_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Clear



### Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), asynchronous clear (CLR) inputs, and data output (Q). The asynchronous CLR input, when High, overrides all other inputs and sets the Q output Low. The data on the (D) input is loaded into the flip-flop when CLR is Low and CE is High on the High-to-Low clock (C) transition. When CE is Low, the clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
CLR	CE	D	С	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	D	$\downarrow$	D

### **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### **FDCP**

#### Primitive: D Flip-Flop with Asynchronous Preset and Clear



### Introduction

This design element is a single D-type flip-flop with data (D), asynchronous preset (PRE) and clear (CLR) inputs, and data output (Q). The asynchronous PRE, when High, sets the (Q) output High; CLR, when High, resets the output Low. Data on the (D) input is loaded into the flip-flop when PRE and CLR are Low on the Low-to-High clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Inputs Outputs CLR PRE С Q D 1 Х Х Х 0 0 1 Х Х 1 0 0 D D ↑

### Logic Table

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDCP\_1

Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Preset and Clear



### Introduction

This design element is a single D-type flip-flop with data (D), asynchronous preset (PRE) and clear (CLR) inputs, and data output (Q). The asynchronous PRE, when High, sets the (Q) output High; CLR, when High, resets the output Low. Data on the (D) input is loaded into the flip-flop when PRE and CLR are Low on the High-to-Low clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
CLR	PRE	D	С	Q
1	Х	Х	Х	0
0	1	Х	Х	1
0	0	0	$\downarrow$	0
0	0	1	$\downarrow$	1

### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## FDCPE





### Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), asynchronous preset (PRE), and asynchronous clear (CLR) inputs. The asynchronous active high PRE sets the Q output High; that active high CLR resets the output Low and has precedence over the PRE input. Data on the D input is loaded into the flip-flop when PRE and CLR are Low and CE is High on the Low-to-High clock (C) transition. When CE is Low, the clock transitions are ignored and the previous value is retained. The FDCPE is generally implemented as a slice or IOB register within the device.

For FPGA devices, upon power-up, the initial value of this component is specified by the INIT attribute. If a subsequent GSR (Global Set/Reset) is asserted, the flop is asynchronously set to the INIT value.

**Note** While this device supports the use of asynchronous set and reset, it is not generally recommended to be used for in most cases. Use of asynchronous signals pose timing issues within the design that are difficult to detect and control and also have an adverse affect on logic optimization causing a larger design that can consume more power than if a synchronous set or reset is used.

Inputs	Outputs				
CLR	PRE	CE	D	С	Q
1	Х	Х	Х	Х	0
0	1	Х	Х	Х	1
0	0	0	Х	Х	No Change
0	0	1	D	$\uparrow$	D

### Logic Table

#### **Port Descriptions**

Port	Direction	Width	Function
Q	Output	1	Data output
С	Input	1	Clock input
CE	Input	1	Clock enable input
CLR	Input	1	Asynchronous clear input
D	Input	1	Data input
PRE	Input	1	Asynchronous set input

### **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0,1	0	Sets the initial value of Q output after configuration and on GSR.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# FDCPE\_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear



### Introduction

FDCPE\_1 is a single D-type flip-flop with data (D), clock enable (CE), asynchronous preset (PRE), and asynchronous clear (CLR) inputs and data output (Q). The asynchronous PRE, when High, sets the (Q) output High; CLR, when High, resets the output Low. Data on the (D) input is loaded into the flip-flop when PRE and CLR are Low and CE is High on the High-to-Low clock (C) transition. When CE is Low, the clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs						
CLR	PRE	CE	D	С	Q		
1	Х	Х	X	Х	0		
0	1	Х	X	Х	1		
0	0	0	X	Х	No Change		
0	0	1	D	$\downarrow$	D		

### Logic Table

### **Port Descriptions**

Port	Direction	Width	Function
Q	Output	1	Data output
С	Input	1	Clock input
CE	Input	1	Clock enable input
CLR	Input	1	Asynchronous clear input
D	Input	1	Data input
PRE	Input	1	Asynchronous set input

### **Design Entry Method**

This design element can be used in schematics.



### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0,1	0	Sets the initial value of Q output after configuration and on GSR.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



### FDE

#### Primitive: D Flip-Flop with Clock Enable



### Introduction

This design element is a single D-type flip-flop with data input (D), clock enable (CE), and data output (Q). When clock enable is High, the data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs		
CE	D	С	Q
0	Х	Х	No Change
1	0	$\uparrow$	0
1	1	$\uparrow$	1

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDE\_1

Primitive: D Flip-Flop with Negative-Edge Clock and Clock Enable



### Introduction

This design element is a single D-type flip-flop with data input (D), clock enable (CE), and data output (Q). When clock enable is High, the data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs		
CE	D	С	Q
0	Х	Х	No Change
1	0	$\downarrow$	0
1	1	$\downarrow$	1

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FDP

#### Primitive: D Flip-Flop with Asynchronous Preset



### Introduction

This design element is a single D-type flip-flop with data (D) and asynchronous preset (PRE) inputs and data output (Q). The asynchronous PRE, when High, overrides all other inputs and presets the (Q) output High. The data on the (D) input is loaded into the flip-flop when PRE is Low on the Low-to-High clock (C) transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs		
PRE	С	D	Q
1	Х	Х	1
0	$\uparrow$	D	D

### **Design Entry Method**


This design element is only for use in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDP\_1



Primitive: D Flip-Flop with Negative-Edge Clock and Asynchronous Preset

### Introduction

This design element is a single D-type flip-flop with data (D) and asynchronous preset (PRE) inputs and data output (Q). The asynchronous PRE, when High, overrides all other inputs and presets the Q output High. The data on the D input is loaded into the flip-flop when PRE is Low on the High-to-Low clock (C) transition.

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs		
PRE	С	D	Q
1	Х	Х	1
0	$\downarrow$	D	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FDPE

#### Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset



### Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). The asynchronous PRE, when High, overrides all other inputs and sets the (Q) output High. Data on the (D) input is loaded into the flip-flop when PRE is Low and CE is High on the Low-to-High clock (C) transition. When CE is Low, the clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
PRE	CE	D	С	Q
1	Х	Х	Х	1
0	0	Х	Х	No Change
0	1	D	$\uparrow$	D

### **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDPE\_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset



#### Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). The asynchronous PRE, when High, overrides all other inputs and sets the (Q) output High. Data on the (D) input is loaded into the flip-flop when PRE is Low and CE is High on the High-to-Low clock (C) transition. When CE is Low, the clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
PRE	CE	D	С	Q
1	Х	Х	Х	1
0	0	Х	Х	No Change
0	1	D	$\downarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FDR

#### Primitive: D Flip-Flop with Synchronous Reset



### Introduction

This design element is a single D-type flip-flop with data (D) and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the Low-to-High clock (C) transition. The data on the (D) input is loaded into the flip-flop when R is Low during the Low-to- High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs			Outputs
R	D	С	Q
1	Х	↑	0
0	D	Ŷ	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDR\_1

Primitive: D Flip-Flop with Negative-Edge Clock and Synchronous Reset



### Introduction

This design element is a single D-type flip-flop with data (D) and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the High-to-Low clock (C) transition. The data on the (D) input is loaded into the flip-flop when R is Low during the High-to- Low clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs		
R	D	С	Q
1	Х	$\downarrow$	0
0	D	$\rightarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

### FDRE

Primitive: D Flip-Flop with Clock Enable and Synchronous Reset



### Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the Low-to-High clock (C) transition. The data on the (D) input is loaded into the flip-flop when R is Low and CE is High during the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
R	CE	D	С	Q
1	Х	Х	$\uparrow$	0
0	0	Х	Х	No Change
0	1	D	$\uparrow$	D

### **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDRE\_1

Primitive: D Flip-Flop with Negative-Clock Edge, Clock Enable, and Synchronous Reset



### Introduction

FDRE\_1 is a single D-type flip-flop with data (D), clock enable (CE), and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the High-to-Low clock (C) transition. The data on the (D) input is loaded into the flip-flop when R is Low and CE is High during the High-to-Low clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
R	CE	D	С	Q
1	Х	Х	$\downarrow$	0
0	0	Х	Х	No Change
0	1	D	$\downarrow$	D

### Design Entry Method

This design element is only for use in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## FDRS

#### Primitive: D Flip-Flop with Synchronous Reset and Set



### Introduction

FDRS is a single D-type flip-flop with data (D), synchronous set (S), and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low during the Low-to-High clock (C) transition. (Reset has precedence over Set.) When S is High and R is Low, the flip-flop is set, output High, during the Low-to-High clock transition. When R and S are Low, data on the (D) input is loaded into the flip-flop during the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Outputs			
R	S	D	С	Q
1	Х	Х	$\uparrow$	0
0	1	Х	↑	1
0	0	D	$\uparrow$	D

### Logic Table

### **Design Entry Method**


This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDRS\_1



Primitive: D Flip-Flop with Negative-Clock Edge and Synchronous Reset and Set

#### Introduction

FDRS\_1 is a single D-type flip-flop with data (D), synchronous set (S), and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low during the High-to-Low clock (C) transition. (Reset has precedence over Set.) When S is High and R is Low, the flip-flop is set, output High, during the High-to-Low clock transition. When R and S are Low, data on the (D) input is loaded into the flip-flop during the High-to-Low clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Outputs			
R	S	D	С	Q
1	Х	Х	$\downarrow$	0
0	1	Х	$\downarrow$	1
0	0	D	$\downarrow$	D

#### Logic Table

#### **Design Entry Method**


This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## FDRSE





#### Introduction

FDRSE is a single D-type flip-flop with synchronous reset (R), synchronous set (S), clock enable (CE) inputs. The reset (R) input, when High, overrides all other inputs and resets the Q output Low during the Low-to-High clock transition. (Reset has precedence over Set.) When the set (S) input is High and R is Low, the flip-flop is set, output High, during the Low-to-High clock (C) transition. Data on the D input is loaded into the flip-flop when R and S are Low and CE is High during the Low-to-High clock transition.

Upon power-up, the initial value of this component is specified by the INIT attribute. If a subsequent GSR (Global Set/Reset) is asserted, the flop is asynchronously set to the INIT value.

Inputs	Outputs				
R	S	CE	D	С	Q
1	Х	Х	х	<b>↑</b>	0
0	1	X	х	↑	1
0	0	0	Х	Х	No Change
0	0	1	1	<b>↑</b>	1
0	0	1	0	↑	0

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0,1	0	Sets the initial value of Q output after configuration and on GSR.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDRSE\_1

Primitive: D Flip-Flop with Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable



## Introduction

FDRSE\_1 is a single D-type flip-flop with synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). The reset (R) input, when High, overrides all other inputs and resets the (Q) output Low during the High-to-Low clock transition. (Reset has precedence over Set.) When the set (S) input is High and R is Low, the flip-flop is set, output High, during the High-to-Low clock (C) transition. Data on the (D) input is loaded into the flip-flop when (R) and (S) are Low and (CE) is High during the High-to-Low clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Inputs					
R	S	CE	D	С	Q	
1	Х	Х	Х	$\downarrow$	0	
0	1	Х	X	$\downarrow$	1	
0	0	0	Х	Х	No Change	
0	0	1	D	$\downarrow$	D	

#### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0,1	0	Sets the initial value of Q output after configuration and on GSR.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## FDS

#### Primitive: D Flip-Flop with Synchronous Set



#### Introduction

FDS is a single D-type flip-flop with data (D) and synchronous set (S) inputs and data output (Q). The synchronous set input, when High, sets the Q output High on the Low-to-High clock (C) transition. The data on the D input is loaded into the flip-flop when S is Low during the Low-to-High clock (C) transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table

Inputs	Outputs		
S	D	С	Q
1	Х	$\uparrow$	1
0	D	$\uparrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# FDS\_1

Primitive: D Flip-Flop with Negative-Edge Clock and Synchronous Set



### Introduction

FDS is a single D-type flip-flop with data (D) and synchronous set (S) inputs and data output (Q). The synchronous set input, when High, sets the Q output High on the Low-to-High clock (C) transition. The data on the D input is loaded into the flip-flop when S is Low during the Low-to-High clock (C) transition.

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs		
S	D	С	Q
1	Х	$\downarrow$	1
0	D	$\downarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attr	ibute	Data Type	Allowed Values	Default	Description
INIT	,	Binary	0, 1	1	Sets the initial value of Q output after configuration.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## FDSE





#### Introduction

FDSE is a single D-type flip-flop with data (D), clock enable (CE), and synchronous set (S) inputs and data output (Q). The synchronous set (S) input, when High, overrides the clock enable (CE) input and sets the Q output High during the Low-to-High clock (C) transition. The data on the D input is loaded into the flip-flop when S is Low and CE is High during the Low-to-High clock (C) transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs			
S	CE	D	С	Q
1	Х	Х	↑ (	1
0	0	Х	Х	No Change
0	1	D	$\uparrow$	D

#### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FDSE\_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Synchronous Set



### Introduction

FDSE\_1 is a single D-type flip-flop with data (D), clock enable (CE), and synchronous set (S) inputs and data output (Q). The synchronous set (S) input, when High, overrides the clock enable (CE) input and sets the Q output High during the High-to-Low clock (C) transition. The data on the D input is loaded into the flip-flop when S is Low and CE is High during the High-to-Low clock (C) transition.

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Outputs			
S	CE	D	С	Q
1	Х	Х	$\downarrow$	1
0	0	Х	Х	No Change
0	1	D	$\downarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FJKC

Macro: J-K Flip-Flop with Asynchronous Clear



#### Introduction

This design element is a single J-K-type flip-flop with J, K, and asynchronous clear (CLR) inputs and data output (Q). The asynchronous clear (CLR) input, when High, overrides all other inputs and resets the Q output Low. When CLR is Low, the output responds to the state of the J and K inputs, as shown in the following logic table, during the Low-to-High clock (C) transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table

Inputs	Outputs			
CLR	J	К	С	Q
1	Х	Х	Х	0
0	0	0	$\uparrow$	No Change
0	0	1	↑ (	0
0	1	0	↑ (	1
0	1	1	$\uparrow$	Toggle

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **FJKCE**

Macro: J-K Flip-Flop with Clock Enable and Asynchronous Clear



#### Introduction

This design element is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and data output (Q). The asynchronous clear (CLR), when High, overrides all other inputs and resets the Q output Low. When CLR is Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following logic table, during the Low-to-High clock transition. When CE is Low, the clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table

Inputs	Inputs						
CLR	CE	J	к	С	Q		
1	Х	Х	Х	Х	0		
0	0	Х	Х	Х	No Change		
0	1	0	0	Х	No Change		
0	1	0	1	$\uparrow$	0		
0	1	1	0	Ŷ	1		
0	1	1	1	$\uparrow$	Toggle		

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## FJKP

#### Macro: J-K Flip-Flop with Asynchronous Preset



#### Introduction

This design element is a single J-K-type flip-flop with J, K, and asynchronous preset (PRE) inputs and data output (Q). The asynchronous preset (PRE) input, when High, overrides all other inputs and sets the (Q) output High. When (PRE) is Low, the (Q) output responds to the state of the J and K inputs, as shown in the following logic table, during the Low-to-High clock transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs					
PRE	J	к	С	Q		
1	Х	Х	Х	1		
0	0	0	Х	No Change		
0	0	1	$\uparrow$	0		
0	1	0	$\uparrow$	1		
0	1	1	$\uparrow$	Toggle		

## Logic Table

### Design Entry Method

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FJKPE

CE C



X3757

#### Introduction

This design element is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). The asynchronous preset (PRE), when High, overrides all other inputs and sets the (Q) output High. When (PRE) is Low and (CE) is High, the (Q) output responds to the state of the J and K inputs, as shown in the logic table, during the Low-to-High clock (C) transition. When (CE) is Low, clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	nputs					
PRE	CE	J	К	С	Q	
1	х	х	Х	Х	1	
0	0	Х	Х	Х	No Change	
0	1	0	0	Х	No Change	
0	1	0	1	$\uparrow$	0	
0	1	1	0	Ŷ	1	
0	1	1	1	$\uparrow$	Toggle	

#### Logic Table

#### **Design Entry Method**

This design element is only for use in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **FJKRSE**

Macro: J-K Flip-Flop with Clock Enable and Synchronous Reset and Set



#### Introduction

This design element is a single J-K-type flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). When synchronous reset (R) is High during the Low-to-High clock (C) transition, all other inputs are ignored and output (Q) is reset Low. When synchronous set (S) is High and (R) is Low, output (Q) is set High. When (R) and (S) are Low and (CE) is High, output (Q) responds to the state of the J and K inputs, according to the following logic table, during the Low-to-High clock (C) transition. When (CE) is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs						
R	S	CE	J	к	С	Q	
1	Х	Х	Х	х	$\uparrow$	0	
0	1	Х	Х	х	<b>↑</b>	1	
0	0	0	Х	Х	Х	No Change	
0	0	1	0	0	Х	No Change	
0	0	1	0	1	$\uparrow$	0	
0	0	1	1	0	<b>↑</b>	1	
0	0	1	1	0	<b>↑</b>	1	
0	0	1	1	1	$\uparrow$	Toggle	

#### Logic Table

### Design Entry Method

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration


#### **For More Information**

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

## FJKSRE

Macro: J-K Flip-Flop with Clock Enable and Synchronous Set and Reset



#### Introduction

This design element is a single J-K-type flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and data output (Q). When synchronous set (S) is High during the Low-to-High clock (C) transition, all other inputs are ignored and output (Q) is set High. When synchronous reset (R) is High and (S) is Low, output (Q) is reset Low. When (S) and (R) are Low and (CE) is High, output (Q) responds to the state of the J and K inputs, as shown in the following logic table, during the Low-to-High clock (C) transition. When (CE) is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Outputs					
S	R	CE	J	к	С	Q
1	Х	х	Х	Х	$\uparrow$	1
0	1	х	Х	Х	$\uparrow$	0
0	0	0	Х	Х	Х	No Change
0	0	1	0	0	Х	No Change
0	0	1	0	1	$\uparrow$	0
0	0	1	1	0	$\uparrow$	1
0	0	1	1	1	$\uparrow$	Toggle

#### Logic Table

### Design Entry Method

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration.


#### **For More Information**

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Send Feedback

# FTC

#### Macro: Toggle Flip-Flop with Asynchronous Clear



## Introduction

This design element is a synchronous, resettable toggle flip-flop. The asynchronous clear (CLR) input, when High, overrides all other inputs and resets the data output (Q) Low. The (Q) output toggles, or changes state, when the toggle enable (T) input is High and (CLR) is Low during the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs		
CLR	т	С	Q
1	Х	Х	0
0	0	Х	No Change
0	1	$\uparrow$	Toggle

### **Design Entry Method**

You can instantiate this element when targeting a CPLD, but not when you are targeting an FPGA.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# FTCE

Macro: Toggle Flip-Flop with Clock Enable and Asynchronous Clear



## Introduction

This design element is a toggle flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the data output (Q) is reset Low. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q output toggles, or changes state, during the Low-to-High clock (C) transition. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs	Outputs			
CLR	CE	т	С	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	0	Х	No Change
0	1	1	$\uparrow$	Toggle

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# FTCLE

Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Clear



### Introduction

This design element is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output Q is reset Low. When load enable input (L) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, output Q toggles, or changes state, during the Low- to-High clock transition. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs						Outputs			
CLR	L	CE	Т	D	С	Q			
1	Х	Х	Х	Х	Х	0			
0	1	Х	Х	D	Ŷ	D			
0	0	0	Х	Х	Х	No Change			
0	0	1	0	Х	Х	No Change			
0	0	1	1	Х	Ť	Toggle			

### Logic Table

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration



#### **For More Information**


- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

200

# FTCLEX

Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Clear



### Introduction

This design element is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output Q is reset Low. When load enable input (L) is High, CLR is Low, and CE is High, the data on data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, output Q toggles, or changes state, during the Low- to-High clock transition. When Clock transition are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs						Outputs			
CLR	L	CE	Т	D	С	Q			
1	Х	Х	Х	Х	Х	0			
0	1	Х	Х	D	<b>↑</b>	D			
0	0	0	Х	Х	Х	No Change			
0	0	1	0	Х	Х	No Change			
0	0	1	1	Х	Ŷ	Toggle			

### Logic Table

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## FTP

#### Macro: Toggle Flip-Flop with Asynchronous Preset



#### Introduction

This design element is a toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output (Q) is set High. When toggle-enable input (T) is High and (PRE) is Low, output (Q) toggles, or changes state, during the Low-to-High clock (C) transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table

Inputs	Outputs		
PRE	Т	С	Q
1	Х	Х	1
0	0	Х	No Change
0	1	$\uparrow$	Toggle

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## FTPE





#### Introduction

This design element is a toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output (Q) is set High. When the toggle enable input (T) is High, clock enable (CE) is High, and (PRE) is Low, output (Q) toggles, or changes state, during the Low-to-High clock transition. When (CE) is Low, clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Inputs					
PRE	CE	Т	С	Q		
1	Х	Х	Х	1		
0	0	Х	Х	No Change		
0	1	0	Х	No Change		
0	1	1	$\uparrow$	Toggle		

#### **Design Entry Method**

This design element is only for use in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## FTPLE

#### Macro: Toggle/Loadable Flip-Flop with Clock Enable and Asynchronous Preset



#### Introduction

This design element is a toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output (Q) is set High. When the load enable input (L) is High and (PRE) is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the Low-to-High clock transition. When L and PRE are Low and toggle-enable input (T) and (CE) are High, output (Q) toggles, or changes state, during the Low-to-High clock transition. When (CE) is Low, clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Outputs					
PRE	L	CE	Т	D	С	Q
1	Х	Х	Х	Х	Х	1
0	1	Х	Х	D	Ŷ	D
0	0	0	Х	Х	Х	No Change
0	0	1	0	Х	Х	No Change
0	0	1	1	Х	1	Toggle

#### Logic Table

#### Design Entry Method

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## FTRSE



Macro: Toggle Flip-Flop with Clock Enable and Synchronous Reset and Set

#### Introduction

This design element is a toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input (R) is High, it overrides all other inputs and the data output (Q) is reset Low. When the synchronous set input (S) is High and (R) is Low, clock enable input (CE) is overridden and output (Q) is set High. (Reset has precedence over Set.) When toggle enable input (T) and (CE) are High and (R) and (S) are Low, output (Q) toggles, or changes state, during the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs				
R	S	CE	т	С	Q
1	Х	Х	Х	Ŷ	0
0	1	Х	Х	Ŷ	1
0	0	0	х	Х	No Change
0	0	1	0	Х	No Change
0	0	1	1	$\uparrow$	Toggle

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



## FTRSLE

Macro: Toggle/Loadable Flip-Flop with Clock Enable and Synchronous Reset and Set



## Introduction

This design element is a toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. The synchronous reset input (R), when High, overrides all other inputs and resets the data output (Q) Low. (Reset has precedence over Set.) When R is Low and synchronous set input (S) is High, the clock enable input (CE) is overridden and output Q is set High. When R and S are Low and load enable input (L) is High, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When R, S, and L are Low, CE is High and T is High, output Q toggles, or changes state, during the Low-to-High clock transition. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs							
R	S	L	CE	Т	D	С	Q	
1	0	Х	Х	Х	Х	$\uparrow$	0	
0	1	Х	Х	Х	Х	$\uparrow$	1	
0	0	1	Х	Х	1	$\uparrow$	1	
0	0	1	Х	Х	0	$\uparrow$	0	
0	0	0	0	Х	Х	Х	No Change	
0	0	0	1	0	Х	Х	No Change	
0	0	0	1	1	Х	$\uparrow$	Toggle	

## Logic Table

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## **FTSRE**





#### Introduction

This design element is a toggle flip-flop with toggle and clock enable and synchronous set and reset. The synchronous set input, when High, overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset input (R) is High and S is Low, clock enable input (CE) is overridden and output Q is reset Low. When toggle enable input (T) and CE are High and S and R are Low, output Q toggles, or changes state, during the Low-to-High clock transition. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs				
S	R	CE	Т	С	Q
1	X	Х	Х	1	1
0	1	Х	Х	1	0
0	0	0	Х	Х	No Change
0	0	1	0	Х	No Change
0	0	1	1	Ŷ	Toggle

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## FTSRLE

Macro: Toggle/Loadable Flip-Flop with Clock Enable and Synchronous Set and Reset



## Introduction

This design element is a toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. The synchronous set input (S), when High, overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset (R) is High and (S) is Low, clock enable input (CE) is overridden and output (Q) is reset Low. When load enable input (L) is High and S and R are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and (CE) are High and (S), (R), and (L) are Low, output (Q) toggles, or changes state, during the Low-to-High clock transition. When (CE) is Low, clock transitions are ignored.

For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs	Inputs							
S	R	L	CE	Т	D	С	Q	
1	Х	Х	Х	Х	Х	$\uparrow$	1	
0	1	Х	Х	Х	Х	Ŷ	0	
0	0	1	Х	Х	1	Ŷ	1	
0	0	1	Х	Х	0	Ŷ	0	
0	0	0	0	Х	Х	Х	No Change	
0	0	0	1	0	Х	Х	No Change	
0	0	0	1	1	Х	$\uparrow$	Toggle	

## Logic Table

## **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## GND

Primitive: Ground-Connection Signal Tag

### Introduction

The GND signal tag, or parameter, forces a net or input function to a Low logic level. A net tied to GND cannot have any other source.

When the logic-trimming software or fitter encounters a net or input function tied to GND, it removes any logic that is disabled by the GND signal. The GND signal is only implemented when the disabled logic cannot be removed.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



## IBUF

#### Primitive: Input Buffer



#### Introduction

This design element is automatically inserted (inferred) by the synthesis tool to any signal directly connected to a top-level input or in-out port of the design. You should generally let the synthesis tool infer this buffer. However, it can be instantiated into the design if required. In order to do so, connect the input port (I) directly to the associated top-level input or in-out port, and connect the output port (O) to the logic sourced by that port. Modify any necessary generic maps (VHDL) or named parameter value assignment (Verilog) in order to change the default behavior of the component.

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Buffer output
Ι	Input	1	Buffer input

#### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB.
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## IBUF\_DLY\_ADJ

#### Primitive: Dynamically Adjustable Input Delay Buffer

IBUF\_DLY\_AD J



#### Introduction

This design element is an input buffer with an adjustable delay element allowing dynamic delay adjustment (delay tuning) of an input signal into the FPGA. This is particularly useful for data aligning and capturing of high-speed input signals into the FPGA over process, voltage, and temperature variations. This component consists of a 3-bit select bus, which allows 8 unique values of delay to be added to the incoming signal. Additionally, the component can be programmed with a delay offset to delay adjustment within either the lower 8 or upper 8 of the 16 contiguous delay values.

See "For More Information" for details on the amount of delay and further details about usage of this component.

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Delayed output from the buffer
Ι	Input	1	Differential input data (positive)
IB	Input	1	Differential input data (negative)
S	Input	3	Dynamic delay adjustment select lines

#### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DELAY_OFFSET	String	"OFF", "ON"	"OFF"	When set to "OFF", the IBUFDS_DLY_ADJ operates at the lower range of delay values. This should be used when a smaller amount of additional delay is needed. When set to "ON", the component operates at the upper (longer) range of delay values. This should be used when a larger amount of additional delay is needed.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## **IBUF16**

#### Macro: 16-Bit Input Buffer

IBUF16



#### Introduction

Input Buffers isolate the internal circuit from the signals coming into the chip. This design element is contained in input/output blocks (IOBs) and allows the specification of the particular I/O Standard to configure the I/O. In general, an this element should be used for all single-ended data input or bidirectional pins.

#### **Design Entry Method**

This design element can be used in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB.
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **IBUF4**

Macro: 4-Bit Input Buffer



## Introduction

Input Buffers isolate the internal circuit from the signals coming into the chip. This design element is contained in input/output blocks (IOBs) and allows the specification of the particular I/O Standard to configure the I/O. In general, an this element should be used for all single-ended data input or bidirectional pins.

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB.
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## **IBUF8**

Macro: 8-Bit Input Buffer

IBUF8



#### Introduction

Input Buffers isolate the internal circuit from the signals coming into the chip. This design element is contained in input/output blocks (IOBs) and allows the specification of the particular I/O Standard to configure the I/O. In general, an this element should be used for all single-ended data input or bidirectional pins.

## **Design Entry Method**

This design element can be used in schematics.

#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB.
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## IBUFDS

Primitive: Differential Signaling Input Buffer

IBUFDS



### Introduction

This design element is an input buffer that supports low-voltage, differential signaling. In IBUFDS, a design level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET\_P and MYNET\_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components.

### Logic Table

Inputs	Outputs	
I	IB	0
0	0	No Change
0	1	0
1	0	1
1	1	No Change

#### **Port Descriptions**

Port	Direction	Width	Function
Ι	Input	1	Diff_p Buffer Input
IB	Input	1	Diff_n Buffer Input
0	Output	1	Buffer Output

## **Design Entry Method**

This design element can be used in schematics.

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port, and the O port to the logic in which this input is to source. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DIFF_TERM	Boolean	TRUE or FALSE	FALSE	Enables the built-in differential termination resistor.
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB.
IFD_DELAY_ VALUE	String	"AUTO", "0" thru "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# IBUFDS\_DLY\_ADJ

Primitive: Dynamically Adjustable Differential Input Delay Buffer



### Introduction

This design element is a differential input buffer with an adjustable delay element allowing dynamic delay adjustment (delay tuning) of an input signal into the FPGA. This is particularly useful for data aligning and capturing of high-speed input signals into the FPGA over process, voltage, and temperature variations. This component consists of a 3-bit select bus, which allows 8 unique values of delay to be added to the incoming signal. Additionally, the component can be programmed with a delay offset to delay adjustment within either the lower 8 or upper 8 of the 16 contiguous delay values.

### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Delayed output from the buffer
Ι	Input	1	Differential input data (positive)
IB	Input	1	Differential input data (negative)
S	Input	3	Dynamic delay adjustment select lines

### **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
DELAY_ OFFSET	String	"OFF", "ON"	"OFF"	When set to OFF", the IBUFDS_DLY_ADJ operates at the lower range of delay values. This should be used when a smaller amount of additional delay is needed. When set to "ON", the component operates at the upper (longer) range of delay values. This should be used when a larger amount of additional delay is needed.
DIFF_TERM	Boolean	TRUE, FALSE	FALSE	Specifies the procedure for enabling or disabling (default) the internal differential termination capability.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## IBUFG

#### Primitive: Dedicated Input Clock Buffer



#### Introduction

The IBUFG is a dedicated input to the device which should be used to connect incoming clocks to the FPGA's global clock routing resources. The IBUFG provides dedicated connections to the DCM\_SP and BUFG providing the minimum amount of clock delay and jitter to the device. The IBUFG input can only be driven by the global clock pins. The IBUFG output can drive CLKIN of a DCM\_SP, BUFG, or your choice of logic.

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Clock Buffer output
Ι	Input	1	Clock Buffer input

### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# IBUFGDS

#### Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay



#### Introduction

This design element is a dedicated differential signaling input buffer for connection to the clock buffer (BUFG) or DCM. In IBUFGDS, a design-level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET\_P and MYNET\_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

### Logic Table

Inputs		Outputs
I	IB	0
0	0	No Change
0	1	0
1	0	1
1	1	No Change

### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Clock Buffer output
IB	Input	1	Diff_n Clock Buffer Input
Ι	Input	1	Diff_p Clock Buffer Input

## **Design Entry Method**

This design element can be used in schematics.

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port and the O port to a DCM, BUFG or logic in which this input is to source. Some synthesis tools infer the BUFG automatically if necessary, when connecting an IBUFG to the clock resources of the FPGA. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DIFF_TERM	Boolean	TRUE or FALSE	FALSE	Enables the built-in differential termination resistor.
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ICAP\_SPARTAN3A

#### Primitive: Internal Configuration Access Port



### Introduction

This primitive works similar to the Slave Parallel (SelectMAP) configuration interface except it is available to the FPGA application using internal routing connections. Furthermore, the ICAP primitive has separate read and write data ports, as opposed to the bidirectional bus on the Slave Parallel (SelectMAP) interface. ICAP allows the FPGA application to access configuration registers, readback configuration data, or to trigger a MultiBoot event after configuration successfully completes.

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	8	Configuration data output bus
Busy	Output	8	Busy output
Ι	Input	8	Configuration data input bus
WRITE	Input	8	Active Low Write input
CE	Input	8	Active Low Clock Enable Input
CLK	Input	8	Clock Input


#### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## IDDR2

Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



Introduction

This design element is a dedicated input register designed to receive external dual data rate (DDR) signals into Xilinx® FPGAs. The IDDR2 requires two clocks to be connected to the component, C0 and C1, so that data is captured at the positive edge of both C0 and C1 clocks. The IDDR2 features an active high clock enable port, CE, which be used to suspend the operation of the registers, and both set and reset ports that be configured to be synchronous or asynchronous to the respective clocks. The IDDR2 has an optional alignment feature that allows both output data ports to the component to be aligned to a single clock.

Input			Output	Output			
S	R	CE	D	C0	C1	Q0	Q1
1	х	х	x	х	х	INIT_Q0	INIT_Q1
0	1	х	x	x	x	not INIT_Q0	not INIT_Q1
0	0	0	х	х	x	No Change	No Change
0	0	1	D	$\uparrow$	x	D	No Change
0	0	1	D	х	Ŷ	No Change	D
Set/Res	Set/Reset can be synchronous via SRTYPE value						

## Logic Table

## **Design Entry Method**

This design element can be used in schematics.

All inputs and outputs of this component should either be connected or properly tied off.


### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
DDR_ALIGNMENT	String	"NONE", "C0", "C1"	"NONE"	Sets the output alignment more for the DDR register
				• NONE - Makes the data available on the Q0 and Q1 outputs shortly after the corresponding C0 or C1 positive clock edge.
				• C0 - Makes the data on both Q0 and Q1 align to the positive edge of the C0 clock.
				• C1 - Makes the data on both Q0 and Q1 align to the positive edge of the C1 clock.
INIT_Q0	Integer	0, 1	0	Sets initial state of the Q0 output to 0 or 1.
INIT_Q1	Integer	0, 1	0	Sets initial state of the Q1 output to 0 or 1.
SRTYPE	String	"SYNC", "ASYNC"	"SYNC"	Specifies "SYNC" or "ASYNC" set/reset.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the <u>Spartan-3A FPGA Family Data Sheet (DS529)</u>.







## Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. The data on input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table

Inputs	Outputs	
D C		Q
D	$\uparrow$	D


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# IFD\_1

Macro: Input D Flip-Flop with Inverted Clock (Asynchronous Preset)



## Introduction

This design element is a D-type flip flop which is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The D input also provides data input for the flip-flop, which synchronizes data entering the chip. The D input data is loaded into the flip-flop during the High-to-Low clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs	Outputs	
D	С	Q
0	$\downarrow$	0
1	$\rightarrow$	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit Input D Flip-Flop



#### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. The data on input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table


Inputs	Outputs	
D	Q	
D	$\uparrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 4-Bit Input D Flip-Flop



### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. The data on input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs	Outputs	
D C		Q
D	$\uparrow$	D

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 8-Bit Input D Flip-Flop



### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. The data on input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs	
D C		Q
D	↑	D


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## IFDI

#### Macro: Input D Flip-Flop (Asynchronous Preset)



### Introduction

This design element is a D-type flip-flop which is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The D input provides data input for the flip-flop, which synchronizes data entering the chip. The D input data is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs	
D C		Q
D	$\uparrow$	D


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# IFDI\_1

Macro: Input D Flip-Flop with Inverted Clock (Asynchronous Preset)



X4386

## Introduction

The design element is a D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. The data on input (D) is loaded into the flip-flop during the High-to-Low clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table


Inputs	Outputs	
D	С	Q
0	$\downarrow$	0
1	$\rightarrow$	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: Input D Flip-Flop with Clock Enable



### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The D input provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When CE is Low, flip-flop outputs do not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs			Outputs
CE	D	C	Q
1	D	$\uparrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# IFDX\_1

Macro: Input D Flip-Flop with Inverted Clock and Clock Enable



### Introduction

This design element is a D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The D input also provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the High-to-Low clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When the CE pin is Low, the output (Q) does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
CE	D	С	Q
1	D	$\downarrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit Input D Flip-Flops with Clock Enable



### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The D input provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When CE is Low, flip-flop outputs do not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs
CE	D	С	Q
1	D	$\uparrow$	D
0	Х	Х	No Change

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Macro: 4-Bit Input D Flip-Flop with Clock Enable

D0	IFDX4	Q0
D1		Q1
D2		Q2
D3		Q3
CE		
С	>	
		X6010

#### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The D input provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When CE is Low, flip-flop outputs do not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
CE	D	С	Q
1	D	$\uparrow$	D
0	Х	Х	No Change

### Design Entry Method

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 8-Bit Input D Flip-Flop with Clock Enable



### Introduction

This D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD (without using an IBUF). The D input provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When CE is Low, flip-flop outputs do not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs			Outputs
CE	D	С	Q
1	D	$\uparrow$	D
0	Х	Х	No Change

## **Design Entry Method**


This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# IFDXI

Macro: Input D Flip-Flop with Clock Enable (Asynchronous Preset)



### Introduction

The design element is a D-type flip-flop is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The D input provides data input for the flip-flop, which synchronizes data entering the chip. When CE is High, the data on input D is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When the CE pin is Low, the output (Q) does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs		Outputs	
CE	D	С	Q
1	D	$\uparrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# IFDXI\_1

Macro: Input D Flip-Flop with Inverted Clock and Clock Enable (Asynchronous Preset)



## Introduction

The design element is a D-type flip-flop that is contained in an input/output block (IOB). The input (D) of the flip-flop is connected to an IPAD or an IOPAD. The (D) input provides data input for the flip-flop, which synchronizes data entering the chip. When (CE) is High, the data on input (D) is loaded into the flip-flop during the High-to-Low clock (C) transition and appears at the output (Q). The clock input can be driven by internal logic or through another external pin. When the (CE) pin is Low, the output (Q) does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table


Inputs			Outputs
CE	D	С	Q
1	D	$\downarrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: Transparent Input Data Latch



#### Introduction

This design element is a single, transparent data latch that holds transient data entering a chip. This latch is contained in an input/output block (IOB). The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF). When the gate input (G) is High, data on the input (D) appears on the output (Q). Data on the D input during the High-to-Low G transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Output
G	D	Q
1	D	D
0	Х	No Change
$\downarrow$	D	D


### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ILD\_1

#### Macro: Transparent Input Data Latch with Inverted Gate



### Introduction

This design element is a transparent data latch that holds transient data entering a chip. When the gate input (G) is Low, data on the data input (D) appears on the data output (Q). Data on (D) during the Low-to-High (G) transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs		Outputs
G	D	Q
0	D	D
1	Х	No Change
1	D	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

### Macro: Transparent Input Data Latch



## Introduction

These design elements are multiple transparent data latches that hold transient data entering a chip. The ILD latch is contained in an input/output block (IOB). The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF). When the gate input (G) is High, data on the inputs (D) appears on the outputs (Q). Data on the D inputs during the High-to-Low G transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs		Outputs
G	D	Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: Transparent Input Data Latch



#### Introduction

These design elements are multiple transparent data latches that hold transient data entering a chip. The ILD latch is contained in an input/output block (IOB). The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF). When the gate input (G) is High, data on the inputs (D) appears on the outputs (Q). Data on the D inputs during the High-to-Low G transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs		Outputs
G	D	Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: Transparent Input Data Latch



### Introduction

These design elements are multiple transparent data latches that hold transient data entering a chip. The ILD latch is contained in an input/output block (IOB). The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF). When the gate input (G) is High, data on the inputs (D) appears on the outputs (Q). Data on the D inputs during the High-to-Low G transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs
G	D	Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ILDI



Macro: Transparent Input Data Latch (Asynchronous Preset)

### Introduction

X4388

This design element is a transparent data latch that holds transient data entering a chip. When the gate input (G) is High, data on the input (D) appears on the output (Q). Data on the D input during the High-to-Low G transition is stored in the latch.

The ILDI is the input flip-flop master latch. It is possible to access two different outputs from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDI) corresponds to a falling edge-triggered flip-flop (IFDI\_1). Similarly, a transparent Low latch (ILDI\_1) corresponds to a rising edge-triggered flip-flop (IFDI).

The latch is asynchronously preset, output High, when power is applied.

For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs
G	D	Q
1	D	D
0	Х	No Change
$\downarrow$	D	D


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ILDI\_1

Macro: Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)



### Introduction

This design element is a transparent data latch that holds transient data entering a chip. When the gate input (G) is Low, data on the data input (D) appears on the data output (Q). Data on D during the Low-to-High G transition is stored in the latch.

The latch is asynchronously preset, output High, when power is applied.

For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs		Outputs
G	D	Q
0	1	1
0	0	0
1	Х	No Change
$\uparrow$	D	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ILDX

#### Macro: Transparent Input Data Latch



## Introduction

This design element is single or multiple transparent data latches that holds transient data entering a chip. The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF).

The ILDX is the input flip-flop master latch. Two outputs can be accessed from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDX) corresponds to a falling edge-triggered flip-flop (IFDX\_1). Similarly, a transparent Low latch (ILDX\_1) corresponds to a rising edge-triggered flip-flop (IFDX)

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs
GE	G	D	Q
0	Х	X	No Change
1	0	X	No Change
1	1	1	1
1	1	0	0
1	$\downarrow$	D	D

## Logic Table

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# ILDX\_1

#### Macro: Transparent Input Data Latch with Inverted Gate



### Introduction

This design element is a transparent data latch that holds transient data entering a chip. When the gate input (G) is Low, data on the data input (D) appears on the data output (Q). Data on D during the Low-to-High G transition is stored in the latch.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs	
GE	G	D	Q
0	Х	Х	No Change
1	1	Х	No Change
1	0	1	1
1	0	0	0
1	$\uparrow$	D	D


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# ILDX16

#### Macro: Transparent Input Data Latch



### Introduction

This design element is single or multiple transparent data latches that holds transient data entering a chip. The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF).

The ILDX is the input flip-flop master latch. Two outputs can be accessed from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDX) corresponds to a falling edge-triggered flip-flop (IFDX\_1). Similarly, a transparent Low latch (ILDX\_1) corresponds to a rising edge-triggered flip-flop (IFDX)

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs
GE	G	D	Q
0	Х	Х	No Change
1	0	Х	No Change
1	1	Dn	Dn

## Logic Table

## Design Entry Method

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# ILDX4

#### Macro: Transparent Input Data Latch

D0	ILDX4	Q0
D1		Q1
D2		Q2
D3		Q3
GE		
G		
		X6021

#### Introduction

This design element is single or multiple transparent data latches that holds transient data entering a chip. The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF).

The ILDX is the input flip-flop master latch. Two outputs can be accessed from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDX) corresponds to a falling edge-triggered flip-flop (IFDX\_1). Similarly, a transparent Low latch (ILDX\_1) corresponds to a rising edge-triggered flip-flop (IFDX)

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs
GE	G	D	Q
0	Х	X	No Change
1	1	Х	No Change
1	0	1	1
1	0	0	0
1	↑	Dn	Dn

### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## ILDX8

#### Macro: Transparent Input Data Latch



#### Introduction

This design element is single or multiple transparent data latches that holds transient data entering a chip. The latch input (D) is connected to an IPAD or an IOPAD (without using an IBUF).

The ILDX is the input flip-flop master latch. Two outputs can be accessed from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDX) corresponds to a falling edge-triggered flip-flop (IFDX\_1). Similarly, a transparent Low latch (ILDX\_1) corresponds to a rising edge-triggered flip-flop (IFDX)

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

5					
Inputs			Outputs		
GE	G	D	Q		
0	Х	Х	No Change		
1	0	Х	No Change		
1	1	Dn	Dn		

## Logic Table

#### Design Entry Method

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## ILDXI

#### Macro: Transparent Input Data Latch (Asynchronous Preset)



#### Introduction

This design element is a transparent data latch that holds transient data entering a chip. When the gate input (G) is High, data on the input (D) appears on the output (Q). Data on the (D) input during the High-to-Low (G) transition is stored in the latch.

The ILDXI is the input flip-flop master latch. Two outputs can be accessed from the input flip-flop: one that responds to the level of the clock signal and another that responds to an edge of the clock signal. When using both outputs from the same input flip-flop, a transparent High latch (ILDXI) corresponds to a falling edge-triggered flip-flop (IFDXI\_1). Similarly, a transparent Low latch (ILDXI\_1) corresponds to a rising edge-triggered flip-flop (IFDXI).

The latch is asynchronously preset, output High, when power is applied.

For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs
GE	G	D	Q
0	Х	Х	No Change
1	0	X	No Change
1	1	D	D
1	$\downarrow$	D	D

#### Logic Table


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# ILDXI\_1

Macro: Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)



#### Introduction

This design element is a transparent data latch that holds transient data entering a chip.

The latch is asynchronously preset, output High, when power is applied.

For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs		
GE	G	D	Q
0	Х	Х	No Change
1	1	Х	No Change
1	0	D	D
1	$\uparrow$	D	D

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: Inverter

INV X1066 5


#### Introduction

This design element is a single inverter that identifies signal inversions in a schematic.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



#### Introduction

This design element is a multiple inverter that identifies signal inversions in a schematic.


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



Macro: Four Inverters



#### Introduction

This design element is a multiple inverter that identifies signal inversions in a schematic.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).





#### Introduction

This design element is a multiple inverter that identifies signal inversions in a schematic.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# IOBUF

#### Primitive: Bi-Directional Buffer



#### Introduction

The design element is a bidirectional single-ended I/O Buffer used to connect internal logic to an external bidirectional pin.

#### Logic Table

Inputs		Bidirectional	Outputs
Т	I	10	0
1	Х	Z	IO
0	1	1	1
0	0	0	0

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Buffer output
IO	Inout	1	Buffer inout
Ι	Input	1	Buffer input
Т	Input	1	3-State enable input

### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Selects output drive strength (mA) for the SelectIO <sup>TM</sup> buffers that use the LVTTL, LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, or LVCMOS33 interface I/O standard.
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB

Attribute	Data Type	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW", "FAST", "QUIETIO"	"SLOW"	Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# **IOBUFDS**

#### Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable



#### Introduction

The design element is a bidirectional buffer that supports low-voltage, differential signaling. For the IOBUFDS, a design level interface signal is represented as two distinct ports (IO and IOB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET\_P and MYNET\_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

### Logic Table

Inputs		Bidirectional		Outputs
I	т	ю	IOB	0
Х	1	Z	Z	No Change
0	0	0	1	0
Ι	0	1	0	1

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Buffer output
IO	Inout	1	Diff_p inout
IOB	Inout	1	Diff_n inout
Ι	Input	1	Buffer input
Т	Input	1	3-state enable input

### **Design Entry Method**

This design element can be used in schematics.



#### Available Attributes


Attribute	Data Type	Allowed Values	Default	Description
IBUF_DELAY_ VALUE	String	"0" through "16"	"0"	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IFD_DELAY_ VALUE	String	"AUTO", "0" through "8"	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



## **KEEPER**

#### Primitive: KEEPER Symbol



#### Introduction

The design element is a weak keeper element that retains the value of the net connected to its bidirectional O pin. For example, if a logic 1 is being driven onto the net, KEEPER drives a weak/resistive 1 onto the net. If the net driver is then 3-stated, KEEPER continues to drive a weak/resistive 1 onto the net.

#### **Port Descriptions**

Name	Direction	Width	Function
0	Output	1-Bit	Keeper output

#### **Design Entry Method**

This design element can be used in schematics or instantiated in HDL code. Instantiation templates for VHDL and Verilog are available below.


This element can be connected to a net in the following locations on a top-level schematic file:

- A net connected to an input IO Marker
- A net connected to both an output IO Marker and 3-statable IO element, such as an OBUFT.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## LD

#### Primitive: Transparent Data Latch



#### Introduction

LD is a transparent data latch. The data output (Q) of the latch reflects the data (D) input while the gate enable (G) input is High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs		Outputs
G	D	Q
1	D	D
0	Х	No Change
$\downarrow$	D	D

### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# LD\_1

#### Primitive: Transparent Data Latch with Inverted Gate



#### Introduction

This design element is a transparent data latch with an inverted gate. The data output (Q) of the latch reflects the data (D) input while the gate enable (G) input is Low. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs	
G	D	Q
0	D	D
1	Х	No Change
$\uparrow$	D	D

### **Design Entry Method**

This design element is only for use in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LD16

#### Macro: Multiple Transparent Data Latch



#### Introduction

This design element has 16 transparent data latches with a common gate enable (G). The data output (Q) of the latch reflects the data (D) input while the gate enable (G) input is High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs	
G	D	Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LD16CE

#### Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable



### Introduction

This design element has 16 transparent data latches with asynchronous clear and gate enable. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) outputs Low. (Q) reflects the data (D) inputs while the gate (G) and gate enable (GE) are High, and (CLR) is Low. If (GE) is Low, data on (D) cannot be latched. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs			
CLR	GE	G	Dn	Qn
1	Х	Х	X	0
0	0	Х	Х	No Change
0	1	1	Dn	Dn
0	1	0	Х	No Change
0	1	$\downarrow$	Dn	Dn

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## LD4

#### Macro: Multiple Transparent Data Latch

D0	LD4	Q0
D1		Q1
D2		Q2
D3		Q3
G		
		X4611

#### Introduction

This design element has four transparent data latches with a common gate enable (G). The data output (Q) of the latch reflects the data (D) input while the gate enable (G) input is High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Outputs	
G D		Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 4-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# LD4CE

#### Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable

D0	LD4CE	Q0
D1		Q1
D2		Q2
D3		Q3
GE		
G		
CLR		¥6947

#### Introduction

This design element has 4 transparent data latches with asynchronous clear and gate enable. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) outputs Low. (Q) reflects the data (D) inputs while the gate (G) and gate enable (GE) are High, and (CLR) is Low. If (GE) is Low, data on (D) cannot be latched. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs	Outputs			
CLR	GE	G	Dn	Qn
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	1	Dn	Dn
0	1	0	Х	No Change
0	1	$\downarrow$	Dn	Dn

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 4-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## LD8

#### Macro: Multiple Transparent Data Latch



#### Introduction

This design element has 8 transparent data latches with a common gate enable (G). The data output (Q) of the latch reflects the data (D) input while the gate enable (G) input is High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Outputs	
G	D	Q
1	Dn	Dn
0	Х	No Change
$\downarrow$	Dn	Dn

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 8-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# LD8CE

#### Macro: Transparent Data Latch with Asynchronous Clear and Gate Enable



#### Introduction

This design element has 8 transparent data latches with asynchronous clear and gate enable. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) outputs Low. (Q) reflects the data (D) inputs while the gate (G) and gate enable (GE) are High, and (CLR) is Low. If (GE) is Low, data on (D) cannot be latched. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Outputs			
CLR	GE	G	Dn	Qn
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	1	Dn	Dn
0	1	0	Х	No Change
0	1	$\downarrow$	Dn	Dn

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	Any 8-Bit Value	All zeros	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDC

#### Primitive: Transparent Data Latch with Asynchronous Clear



#### Introduction

This design element is a transparent data latch with asynchronous clear. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. (Q) reflects the data (D) input while the gate enable (G) input is High and (CLR) is Low. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Outputs		
CLR	G	D	Q
1	Х	Х	0
0	1	D	D
0	0	Х	No Change
0	$\downarrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDC\_1

#### Primitive: Transparent Data Latch with Asynchronous Clear and Inverted Gate



#### Introduction

This design element is a transparent data latch with asynchronous clear and inverted gate. When the asynchronous clear input (CLR) is High, it overrides the other inputs (D and G) and resets the data (Q) output Low. (Q) reflects the data (D) input while the gate enable (G) input and CLR are Low. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs	Outputs		
CLR	G	D	Q
1	Х	Х	0
0	0	D	D
0	1	Х	No Change
0	$\uparrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDCE

#### LDCE Q D GE G CLR X4979

#### Primitive: Transparent Data Latch with Asynchronous Clear and Gate Enable

#### Introduction

This design element is a transparent data latch with asynchronous clear and gate enable. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High and CLR is Low. If (GE) is Low, data on (D) cannot be latched. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs		
CLR	GE	G	D	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	1	D	D
0	1	0	X	No Change
0	1	$\downarrow$	D	D

#### Logic Table

#### **Design Entry Method**

This design element can be used in schematics.

#### Available Attributes


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# LDCE\_1

Primitive: Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate



## Introduction

This design element is a transparent data latch with asynchronous clear, gate enable, and inverted gate. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. (Q) reflects the data (D) input while the gate (G) input and (CLR) are Low and gate enable (GE) is High. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High or (GE) remains Low

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs		Outputs		
CLR	GE	G	D	Q
1	Х	Х	Х	0
0	0	Х	Х	No Change
0	1	0	D	D
0	1	1	Х	No Change
0	1	$\uparrow$	D	D

### **Design Entry Method**

This design element is only for use in schematics.

#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDCP

#### 

#### Primitive: Transparent Data Latch with Asynchronous Clear and Preset

#### Introduction

The design element is a transparent data latch with data (D), asynchronous clear (CLR) and preset (PRE) inputs. When CLR is High, it overrides the other inputs and resets the data (Q) output Low. When PRE is High and CLR is low, it presets the data (Q) output High. Q reflects the data (D) input while the gate (G) input is High and CLR and PRE are Low. The data on the D input during the High-to-Low gate transition is stored in the latch. The data on the Q output remains unchanged as long as G remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs		Outputs		
CLR	PRE	G	D	Q
1	Х	Х	Х	0
0	1	Х	Х	1
0	0	1	D	D
0	0	0	Х	No Change
0	0	$\downarrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Integer	0, 1	0	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDCP\_1

Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate



### Introduction

This design element is a transparent data latch with data (D), asynchronous clear (CLR), preset (PRE) inputs, and inverted gate (G). When (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. When (PRE) is High and (CLR) is Low, it presets the data (Q) output High. (Q) reflects the data (D) input while gate (G) input, (CLR), and (PRE) are Low. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs	Inputs					
CLR	PRE	G	D	Q		
1	Х	Х	Х	0		
0	1	Х	Х	1		
0	0	0	D	D		
0	0	1	Х	No Change		
0	0	$\uparrow$	D	D		

## **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Integer	0, 1		Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDCPE

Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable



#### Introduction

This design element is a transparent data latch with data (D), asynchronous clear (CLR), asynchronous preset (PRE), and gate enable (GE). When (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. When (PRE) is High and (CLR) is Low, it presets the data (Q) output High. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High and (CLR) and PRE are Low. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the Q output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs			
CLR	PRE	GE	G	D	Q
1	Х	Х	Х	Х	0
0	1	Х	Х	Х	1
0	0	0	Х	Х	No Change
0	0	1	1	0	0
0	0	1	1	1	1
0	0	1	0	Х	No Change
0	0	1	$\downarrow$	D	D

#### Logic Table

#### **Port Descriptions**

Port	Direction	Width	Function
Q	Output	1	Data Output
CLR	Input	1	Asynchronous clear/reset input
D	Input	1	Data Input
G	Input	1	Gate Input
GE	Input	1	Gate Enable Input
PRE	Input	1	Asynchronous preset/set input

### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Integer	0, 1	0	Sets the initial value of Q output after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDCPE\_1

Primitive: Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate



#### Introduction

This design element is a transparent data latch with data (D), asynchronous clear (CLR), asynchronous preset (PRE), gate enable (GE), and inverted gate (G). When (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. When PRE is High and (CLR) is Low, it presets the data (Q) output High. (Q) reflects the data (D) input while gate enable (GE) is High and gate (G), (CLR), and (PRE) are Low. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) is High or (GE) is Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs			
CLR	PRE	GE	G	D	Q
1	Х	Х	Х	Х	0
0	1	Х	Х	Х	1
0	0	0	Х	Х	No Change
0	0	1	0	D	D
0	0	1	1	Х	No Change
0	0	1	$\uparrow$	D	D

## Logic Table

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Integer	0, 1		Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



## LDE

#### Primitive: Transparent Data Latch with Gate Enable



#### Introduction

This design element is a transparent data latch with data (D) and gate enable (GE) inputs. Output (Q) reflects the data (D) while the gate (G) input and gate enable (GE) are High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs			Outputs
GE	G	D	Q
0	Х	Х	No Change
1	1	D	D
1	0	Х	No Change
1	$\downarrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDE\_1

#### Primitive: Transparent Data Latch with Gate Enable and Inverted Gate



#### Introduction

This design element is a transparent data latch with data (D), gate enable (GE), and inverted gate (G). Output (Q) reflects the data (D) while the gate (G) input is Low and gate enable (GE) is High. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) is High or (GE) is Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

#### Logic Table

Inputs			Outputs
GE	G	D	Q
0	Х	Х	No Change
1	0	D	D
1	1	Х	No Change
1	$\uparrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



## LDP

#### Primitive: Transparent Data Latch with Asynchronous Preset



#### Introduction

This design element is a transparent data latch with asynchronous preset (PRE). When PRE is High it overrides the other inputs and presets the data (Q) output High. Q reflects the data (D) input while gate (G) input is High and PRE is Low. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the Q output remains unchanged as long as G remains Low.

The latch is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table

Inputs			Outputs
PRE	G	D	Q
1	Х	Х	1
0	1	0	0
0	1	1	1
0	0	Х	No Change
0	$\downarrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Specifies the initial value upon power-up or the assertion of GSR for the Q port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LDP\_1

#### Primitive: Transparent Data Latch with Asynchronous Preset and Inverted Gate



#### Introduction

This design element is a transparent data latch with asynchronous preset (PRE) and inverted gate (G). When the (PRE) input is High, it overrides the other inputs and presets the data (Q) output High. (Q) reflects the data (D) input while gate (G) input and (PRE) are Low. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High.

The latch is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table

Inputs			Outputs
PRE	G	D	Q
1	Х	Х	1
0	0	D	D
0	1	Х	No Change
0	$\uparrow$	D	D

#### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# LDPE

#### Primitive: Transparent Data Latch with Asynchronous Preset and Gate Enable



#### Introduction

This design element is a transparent data latch with asynchronous preset and gate enable. When the asynchronous preset (PRE) is High, it overrides the other input and presets the data (Q) output High. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

The latch is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table

Inputs	Outputs			
PRE	GE	G	D	Q
1	Х	Х	Х	1
0	0	Х	X	No Change
0	1	1	D	D
0	1	0	x	No Change
0	1	$\downarrow$	D	D

#### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## LDPE\_1

Primitive: Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate



#### Introduction

This design element is a transparent data latch with asynchronous preset, gate enable, and inverted gate. When the asynchronous preset (PRE) is High, it overrides the other input and presets the data (Q) output High. (Q) reflects the data (D) input while the gate (G) and (PRE) are Low and gate enable (GE) is High. The data on the (D) input during the Low-to-High gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) remains High or (GE) remains Low.

The latch is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

Inputs	Outputs			
PRE	GE	G	D	Q
1	Х	Х	Х	1
0	0	Х	Х	No Change
0	1	0	D	D
0	1	1	Х	No Change
0	1	↑	D	D

## Logic Table

### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the <u>Spartan-3A FPGA Family Data Sheet (DS529)</u>.



# LUT1

Primitive: 1-Bit Look-Up Table with General Output



#### Introduction

This design element is a 1-bit look-up table (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method -**A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

#### Logic Table

Inputs	Outputs		
10	0		
0	INIT[0]		
1	INIT[1]		
INIT = Binary number assigned to the INIT attribute			

#### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LUT1\_D

#### Primitive: 1-Bit Look-Up Table with Dual Output



## Introduction

This design element is a 1-bit look-up table (LUT) with two functionally identical outputs, O and LO. It provides a look-up table version of a buffer or inverter.

The O output is a general interconnect. The LO output is used to connect to another input within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

- **The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.
- **The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs	Outputs	Outputs		
10	0	LO		
0	INIT[0]	INIT[0]		
1	INIT[1]	INIT[1]		
INIT = Binary number	assigned to the INIT attribute			

# Logic Table

## **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LUT1\_L

Primitive: 1-Bit Look-Up Table with Local Output



## Introduction

This design element is a 1-bit look-up table (LUT) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

## Logic Table

Inputs	Outputs		
10	LO		
0	INIT[0]		
1	INIT[1]		
INIT = Binary number assigned to the INIT attribute			

## **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# LUT2

#### Primitive: 2-Bit Look-Up Table with General Output



## Introduction

This design element is a 2-bit look-up table (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method -**A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

# Logic Table

Inputs		Outputs
11	10	0
0	0	INIT[0]
0	1	INIT[1]
1	0	INIT[2]
1	1	INIT[3]
INIT = Binary equivalent of the	nexadecimal number assigned to the IN	NIT attribute

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# LUT2 D

#### Primitive: 2-Bit Look-Up Table with Dual Output



## Introduction

This design element is a 2-bit look-up table (LUT) with two functionally identical outputs, O and LO.

The O output is a general interconnect. The LO output is used to connect to another input within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

- The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.
- The Equation Method Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs		Outputs	Outputs		
l1	10	0	LO		
0	0	INIT[0]	INIT[0]		
0	1	INIT[1]	INIT[1]		
1	0	INIT[2]	INIT[2]		
1	1	INIT[3]	INIT[3]		
INIT = Binary ed	quivalent of the hexadecir	nal number assigned to the INI	ſ attribute		

# Logic Table

# Design Entry Method

This design element can be used in schematics.

## Available Attributes


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# LUT2\_L

#### Primitive: 2-Bit Look-Up Table with Local Output



### Introduction

This design element is a 2-bit look-up table (LUT) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

# Logic Table

Inputs		Outputs	
11	10	LO	
0	0	INIT[0]	
0	1	INIT[1]	
1	0	INIT[2]	
1	1	INIT[3]	
INIT = Binary equivalent of	he hexadecimal number assigned to	the INIT attribute	

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# LUT3

#### Primitive: 3-Bit Look-Up Table with General Output



## Introduction

This design element is a 3-bit look-up table (LUT) with general output (O). A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method -**A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs			Outputs
12	11	10	0
0	0	0	INIT[0]
0	0	1	INIT[1]
0	1	0	INIT[2]
0	1	1	INIT[3]
1	0	0	INIT[4]
1	0	1	INIT[5]
1	1	0	INIT[6]
1	1	1	INIT[7]
INIT = Binary equiv	alent of the hexade	ecimal number assigned t	o the INIT attribute

# Logic Table

## **Design Entry Method**

This design element can be used in schematics.



## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# LUT3\_D

#### Primitive: 3-Bit Look-Up Table with Dual Output



## Introduction

This design element is a 3-bit look-up table (LUT) with two functionally identical outputs, O and LO.

The O output is a general interconnect. The LO output is used to connect to another input within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

- **The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.
- **The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs			Outputs	Outputs		
12	11	10	0	LO		
0	0	0	INIT[0]	INIT[0]		
0	0	1	INIT[1]	INIT[1]		
0	1	0	INIT[2]	INIT[2]		
0	1	1	INIT[3]	INIT[3]		
1	0	0	INIT[4]	INIT[4]		
1	0	1	INIT[5]	INIT[5]		
1	1	0	INIT[6]	INIT[6]		
1	1	1	INIT[7]	INIT[7]		
INIT = Bin	ary equivalent of t	he hexadecimal num	ber assigned to the INIT attri	bute		

# Logic Table

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# LUT3\_L

#### Primitive: 3-Bit Look-Up Table with Local Output



## Introduction

This design element is a 3-bit look-up table (LUT) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs		Outputs		
12	11	10	LO	
0	0	0	INIT[0]	
0	0	1	INIT[1]	
0	1	0	INIT[2]	
0	1	1	INIT[3]	
1	0	0	INIT[4]	
1	0	1	INIT[5]	
1	1	0	INIT[6]	
1	1	1	INIT[7]	

# Logic Table

INIT = Binary equivalent of the hexadecimal number assigned to the INIT attribute

## **Design Entry Method**

This design element can be used in schematics.

302

## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# LUT4

#### Primitive: 4-Bit Look-Up-Table with General Output



### Introduction

This design element is a 4-bit look-up table (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method -**A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs				Outputs
13	12	11	10	0
0	0	0	0	INIT[0]
0	0	0	1	INIT[1]
0	0	1	0	INIT[2]
0	0	1	1	INIT[3]
0	1	0	0	INIT[4]
0	1	0	1	INIT[5]
0	1	1	0	INIT[6]
0	1	1	1	INIT[7]
1	0	0	0	INIT[8]
1	0	0	1	INIT[9]
1	0	1	0	INIT[10]
1	0	1	1	INIT[11]

# Logic Table

Inputs	Outputs						
13	12	11	10	0			
1	1	0	0	INIT[12]			
1	1	0	1	INIT[13]			
1	1	1	0	INIT[14]			
1	1	1	1	INIT[15]			
INIT = Binary e	INIT = Binary equivalent of the hexadecimal number assigned to the INIT attribute						

# **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# LUT4\_D

#### Primitive: 4-Bit Look-Up Table with Dual Output

13	LUT4_D	
12		LO
11		0
10		
		X8386

### Introduction

This design element is a 4-bit look-up table (LUT) with two functionally identical outputs, O and LO

The O output is a general interconnect. The LO output is used to connect to another input within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

- **The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.
- **The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs				Outputs	
13	12	l1	10	0	LO
0	0	0	0	INIT[0]	INIT[0]
0	0	0	1	INIT[1]	INIT[1]
0	0	1	0	INIT[2]	INIT[2]
0	0	1	1	INIT[3]	INIT[3]
0	1	0	0	INIT[4]	INIT[4]
0	1	0	1	INIT[5]	INIT[5]
0	1	1	0	INIT[6]	INIT[6]
0	1	1	1	INIT[7]	INIT[7]
1	0	0	0	INIT[8]	INIT[8]
1	0	0	1	INIT[9]	INIT[9]
1	0	1	0	INIT[10]	INIT[10]
1	0	1	1	INIT[11]	INIT[11]
1	1	0	0	INIT[12]	INIT[12]
1	1	0	1	INIT[13]	INIT[13]

## Logic Table

Inputs				Outputs		
13	12	11	10	0	LO	
1	1	1	0	INIT[14]	INIT[14]	
1	1	1	1	INIT[15]	INIT[15]	
INIT = Binary equivalent of the hexadecimal number assigned to the INIT attribute						

# **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description	
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.	

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# LUT4\_L

#### Primitive: 4-Bit Look-Up Table with Local Output



## Introduction

This design element is a 4-bit look-up table (LUT) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

**The Logic Table Method** -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

**The Equation Method** -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs				Outputs	
13	12	11	10	LO	
0	0	0	0	INIT[0]	
0	0	0	1	INIT[1]	
0	0	1	0	INIT[2]	
0	0	1	1	INIT[3]	
0	1	0	0	INIT[4]	
0	1	0	1	INIT[5]	
0	1	1	0	INIT[6]	
0	1	1	1	INIT[7]	
1	0	0	0	INIT[8]	
1	0	0	1	INIT[9]	
1	0	1	0	INIT[10]	
1	0	1	1	INIT[11]	
1	1	0	0	INIT[12]	

## Logic Table

Inputs		Outputs		
13	12	11	10	LO
1	1	0	1	INIT[13]
1	1	1	0	INIT[14]
1	1	INIT[15]		
INIT = Binary equivalent of the hexadecimal number assigned to the INIT attribute				

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# M16\_1E

#### Macro: 16-to-1 Multiplexer with Enable



# Introduction

This design element is a 16-to-1 multiplexer with enable. When the enable input (E) is High, the M16\_1E multiplexer chooses one data bit from 16 sources (D15 : D0) under the control of the select inputs (S3 : S0). The output (O) reflects the state of the selected input as shown in the logic table. When (E) is Low, the output is Low.

# Logic Table

Inputs	Inputs					
E	S3	S2	S1	S0	D15-D0	0
0	Х	Х	Х	Х	Х	0
1	0	0	0	0	D0	D0
1	0	0	0	1	D1	D1
1	0	0	1	0	D2	D2
1	0	0	1	1	D3	D3
•	•					
		•	· · ·			•
1	1	1	0	0	D12	D12
1	1	1	0	1	D13	D13

Inputs					Outputs	
E	S3	S2	S1	S0	D15-D0	0
1	1	1	1	0	D14	D14
1	1	1	1	1	D15	D15


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# M2\_1

#### Macro: 2-to-1 Multiplexer



# Introduction

This design element chooses one data bit from two sources (D1 or D0) under the control of the select input (S0). The output (O) reflects the state of the selected data input. When Low, S0 selects D0 and when High, S0 selects D1.

# Logic Table

Inputs	Outputs		
S0	D1	D0	0
1	D1	Х	D1
0	Х	D0	D0


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# M2\_1B1

#### Macro: 2-to-1 Multiplexer with D0 Inverted



## Introduction

This design element chooses one data bit from two sources (D1 or D0) under the control of select input (S0). When S0 is Low, the output (O) reflects the inverted value of (D0). When S0 is High, (O) reflects the state of D1.

## Logic Table

Inputs	Outputs		
S0	D1	D0	0
1	1	Х	1
1	0	Х	0
0	Х	1	0
0	X	0	1


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# M2\_1B2

#### Macro: 2-to-1 Multiplexer with D0 and D1 Inverted



### Introduction

This design element chooses one data bit from two sources (D1 or D0) under the control of select input (S0). When S0 is Low, the output (O) reflects the inverted value of D0. When S0 is High, O reflects the inverted value of D1.

## Logic Table

Inputs	Outputs		
S0	D1	D0	0
1	1	X	0
1	0	X	1
0	Х	1	0
0	Х	0	1


# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# M2\_1E

#### Macro: 2-to-1 Multiplexer with Enable



# Introduction

This design element is a 2-to-1 multiplexer with enable. When the enable input (E) is High, the M2\_1E chooses one data bit from two sources (D1 or D0) under the control of select input (S0). When Low, S0 selects D0 and when High, S0 selects D1. When (E) is Low, the output is Low.

# Logic Table

Inputs	Outputs			
E	S0	D1	D0	0
0	Х	Х	Х	0
1	0	Х	1	1
1	0	Х	0	0
1	1	1	Х	1
1	1	0	X	0


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# M4\_1E

#### Macro: 4-to-1 Multiplexer with Enable



## Introduction

This design element is a 4-to-1 multiplexer with enable. When the enable input (E) is High, the M4\_1E multiplexer chooses one data bit from four sources (D3, D2, D1, or D0) under the control of the select inputs (S1 : S0). The output (O) reflects the state of the selected input as shown in the logic table. When (E) is Low, the output is Low.

## Logic Table

Inputs	Inputs						Outputs
Е	S1	S0	D0	D1	D2	D3	0
0	Х	Х	Х	Х	Х	Х	0
1	0	0	D0	Х	Х	Х	D0
1	0	1	Х	D1	Х	Х	D1
1	1	0	Х	Х	D2	Х	D2
1	1	1	Х	Х	X	D3	D3


# **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529). •

# M8\_1E





# Introduction

This design element is an 8-to-1 multiplexer with enable. When the enable input (E) is High, the M8\_1E multiplexer chooses one data bit from eight sources (D7 : D0) under the control of the select inputs (S2 : S0). The output (O) reflects the state of the selected input as shown in the logic table. When (E) is Low, the output is Low.

Inputs	nputs					
E	S2	S1	S0	D7-D0	0	
0	Х	Х	Х	Х	0	
1	0	0	0	D0	D0	
1	0	0	1	D1	D1	
1	0	1	0	D2	D2	
1	0	1	1	D3	D3	
1	1	0	0	D4	D4	
1	1	0	1	D5	D5	
1	1	1	0	D6	D6	
1	1	1	1	D7	D7	

# Logic Table

# **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# MULT\_AND

#### Primitive: Fast Multiplier AND

MULT\_AND



### Introduction

The design element is an AND component located within the slice where the two inputs are shared with the 4-input LUT and the output drives into the carry logic. This added logic is especially useful for building fast and smaller multipliers. However, it can be used for other purposes as well. The I1 and I0 inputs must be connected to the I1 and I0 inputs of the associated LUT. The LO output must be connected to the DI input of the associated MUXCY, MUXCY\_D, or MUXCY\_L.

# Logic Table

Inputs		Outputs
11	10	LO
0	0	0
0	1	0
1	0	0
1	1	1


# **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# MULT18X18SIO

Primitive: 18 x 18 Cascadable Signed Multiplier with Optional Input and Output Registers, Clock Enable, and Synchronous Reset



## Introduction

This design element is a 36-bit output, 18x18-bit input dedicated signed multiplier. This component can perform asynchronous multiplication operations when the attributes AREG, BREG and PREG are all set to 0. Alternatively, synchronous multiplication operations of different latency and performance characteristics can be performed when any combination of those attributes is set to 1. When using the multiplier in synchronous operation, the MULT18X18SIO features active high clock enables for each set of register banks in the multiplier, CEA, CEB and CEP, as well as synchronous resets, RSTA, RSTB, and RSTP. Multiple MULT18X18SIOs can be cascaded to create larger multiplication functions using the BCIN and BCOUT ports in combination with the B\_INPUT attribute.

# **Design Entry Method**

This design element can be used in schematics.

Attribute	Data Type	Allowed Values	Default	Descriptions
AREG	Integer	0, 1	1	Specifies the use of the input registers on the A port. A zero disables the use of the register; a one enables the register.
BREG	Integer	0, 1	1	Specifies the use of the input registers on the B port. A zero disables the use of the register; a one enables the register.
B_INPUT	String	"DIRECT" or "CASCADE"	"DIRECT"	Specifies whether the B port is connected to the general FPGA fabric, "DIRECT" or is connected to the BCOUT port of another MULT18X18SIO.
PREG	Integer	0, 1	1	Specifies the use of the output registers of the multiplier. A zero disables the use of the register; a one enables the register.

## Available Attributes

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# MUXCY





# Introduction

The direct input (DI) of a slice is connected to the (DI) input of the MUXCY. The carry in (CI) input of an LC is connected to the CI input of the MUXCY. The select input (S) of the MUXCY is driven by the output of the look-up table (LUT) and configured as a MUX function. The carry out (O) of the MUXCY reflects the state of the selected input and implements the carry out function of each LC. When Low, S selects DI; when High, S selects CI.

The variants MUXCY\_D and MUXCY\_L provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

# Logic Table

Inputs			Outputs
S	DI	CI	0
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	Х	0	0

# **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# MUXCY\_D

Primitive: 2-to-1 Multiplexer for Carry Logic with Dual Output



## Introduction

This design element implements a 1-bit, high-speed carry propagate function. One such function can be implemented per logic cell (LC), for a total of 4-bits per configurable logic block (CLB). The direct input (DI) of an LC is connected to the DI input of the MUXCY\_D. The carry in (CI) input of an LC is connected to the CI input of the MUXCY\_D. The select input (S) of the MUX is driven by the output of the look-up table (LUT) and configured as an XOR function. The carry out (O and LO) of the MUXCY\_D reflects the state of the selected input and implements the carry out function of each LC. When Low, S selects DI; when High, S selects CI.

Outputs O and LO are functionally identical. The O output is a general interconnect. See also MUXCY and MUXCY\_L.

# Logic Table

Inputs			Outputs		
S	DI	CI	0	LO	
0	1	Х	1	1	
0	0	Х	0	0	
1	Х	1	1	1	
1	Х	0	0	0	

# **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# MUXCY\_L

Primitive: 2-to-1 Multiplexer for Carry Logic with Local Output



# Introduction

This design element implements a 1-bit high-speed carry propagate function. One such function is implemented per logic cell (LC), for a total of 4-bits per configurable logic block (CLB). The direct input (DI) of an LC is connected to the DI input of the MUXCY\_L. The carry in (CI) input of an LC is connected to the CI input of the MUXCY\_L is driven by the output of the look-up table (LUT) and configured as an XOR function. The carry out (LO) of the MUXCY\_L reflects the state of the selected input and implements the carry out function of each (LC). When Low, (S) selects DI; when High, (S) selects (CI).

See also MUXCY and MUXCY\_D.

## Logic Table

Inputs			Outputs
S	DI	CI	LO
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	Х	0	0

# **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# **MUXF5**

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



## Introduction

This design element is a two input multiplexer for creating a function-of-5 look-up table or a 4-to-1 multiplexer when connected to LUT4 look-up tables. The local outputs (LO) from two LUT4 look-up tables are connected to the I0 and I1 inputs of the MUXF5. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The O output is a general interconnect.

The variants MUXF5\_D and MUXF5\_L provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

## Logic Table

Inputs			Outputs
S	10	11	0
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	Х	0	0

## **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# MUXF5\_D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



### Introduction

This design element is a two input multiplexer for creating a function-of-5 look-up table or a 4-to-1 multiplexer when connected to LUT4 look-up tables. The local outputs (LO) from two LUT4 look-up tables are connected to the I0 and I1 inputs of the MUXF5. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

See also MUXF5 and MUXF5\_L.

### Logic Table

Inputs		Outputs		
S	10	11	0	LO
0	1	Х	1	1
0	0	Х	0	0
1	Х	1	1	1
1	Х	0	0	0

## **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# MUXF5\_L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



### Introduction

This design element is a two input multiplexer for creating a function-of-5 look-up table or a 4-to-1 multiplexer when connected to LUT4 look-up tables. The local outputs (LO) from two LUT4 look-up tables are connected to the I0 and I1 inputs of the MUXF5. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

See also MUXF5 and MUXF5\_D.

#### Logic Table

Inputs	Output		
S	10	11	LO
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	X	0	0

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## **MUXF6**

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



#### Introduction

This design element is a two input multiplexer in two slices for creating a function-of-6 look-up table or an 8-to-1 multiplexer in combination with the associated four LUT4 look-up tables and two MUXF5 multiplexers. The local outputs (LO) from two MUXF5 multiplexers in the CLB are connected to the I0 and I1 inputs of the MUXF6. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The O output is a general interconnect.

The variants MUXF6\_D and MUXF6\_L provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

### Logic Table

Inputs			Outputs
S	10	11	0
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	X	0	0

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## MUXF6\_D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



#### Introduction

This design element is a two input multiplexer in two slices for creating a function-of-6 look-up table or an 8-to-1 multiplexer in combination with the associated four LUT4 look-up tables and two MUXF5 multiplexers. The local outputs (LO) from two MUXF5 multiplexers in the CLB are connected to the I0 and I1 inputs of the MUXF6. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

See also MUXF6 and MUXF6\_L.

#### Logic Table

Inputs			Outputs	
S	10	11	0	LO
0	1	Х	1	1
0	0	Х	0	0
1	Х	1	1	1
1	Х	0	0	0

#### **Design Entry Method**

This design element can be used in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# MUXF6\_L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



### Introduction

This design element is a two input multiplexer in two slices for creating a function-of-6 look-up table or an 8-to-1 multiplexer in combination with the associated four LUT4 look-up tables and two MUXF5 multiplexers. The local outputs (LO) from two MUXF5 multiplexers in the CLB are connected to the I0 and I1 inputs of the MUXF6. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

See also MUXF6 and MUXF6\_D.

#### Logic Table

Inputs	Output		
S	10	11	LO
0	1	Х	1
0	0	Х	0
1	Х	1	1
1	X	0	0

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## MUXF7

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



### Introduction

This design element is a two input multiplexer for creating a function-of-7 look-up table or a 16-to-1 multiplexer in combination with the associated MUXF6 and MUXF5 multiplexers, and LUT4 look-up tables. Local outputs (LO) of two MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The O output is a general interconnect.

The variants MUXF7\_D and MUXF7\_L provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

### Logic Table

Inputs			Outputs
S	10	11	0
0	IO	Х	Ю
1	Х	I1	I1
Х	0	0	0
Х	1	1	1

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Output of MUX to general routing
IO	Input	1	Input (tie to MUXF6 LO out)
I1	Input	1	Input (tie to MUXF6 LO out)
S	Input	1	Input select to MUX

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## MUXF7\_D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



#### Introduction

This design element is a two input multiplexer for creating a function-of-7 look-up table or a 16-to-1 multiplexer in combination with the associated MUXF6 and MUXF5 multiplexers, and LUT4 look-up tables. Local outputs (LO) of two MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

See also MUXF7 and MUXF7\_L.

#### Logic Table

Inputs		Outputs		
S	10	11	0	LO
0	IO	Х	IO	IO
1	X	I1	I1	I1
Х	0	0	0	0
Х	1	1	1	1

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Output of MUX to general routing
LO	Output	1	Output of MUX to local routing
Ι0	Input	1	Input (tie to MUXF6 LO out)
I1	Input	1	Input (tie to MUXF6 LO out)
S	Input	1	Input select to MUX

#### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# MUXF7\_L

Primitive: 2-to-1 look-up table Multiplexer with Local Output



### Introduction

This design element is a two input multiplexer for creating a function-of-7 look-up table or a 16-to-1 multiplexer in combination with the associated MUXF6 and MUXF5 multiplexers, and LUT4 look-up tables. Local outputs (LO) of two MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

See also MUXF7 and MUXF7\_D.

#### Logic Table

Inputs			Output
S	10	11	LO
0	IO	Х	IO
1	Х	I1	I1
Х	0	0	0
Х	1	1	1

#### **Port Descriptions**

Port	Direction	Width	Function
LO	Output	1	Output of MUX to local routing
IO	Input	1	Input
I1	Input	1	Input
S	Input	1	Input select to MUX

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## **MUXF8**

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



### Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 32-to-1 multiplexer in combination with the associated look-up tables, MUXF5s, MUXF6s, and MUXF7s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

## Logic Table

Inputs			Outputs
S	10	11	0
0	IO	Х	ю
1	Х	I1	I1
Х	0	0	0
Х	1	1	1

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Output of MUX to general routing
IO	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## MUXF8\_D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



#### Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 32-to-1 multiplexer in combination with the associated look-up tables, MUXF5s, MUXF6s, and MUXF7s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

#### Logic Table

Inputs		Outputs		
S	10	11	0	LO
0	IO	Х	IO	IO
1	Х	I1	I1	I1
Х	0	0	0	0
Х	1	1	1	1

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Output of MUX to general routing
LO	Output	1	Output of MUX to local routing
Ι0	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# MUXF8\_L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



### Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 32-to-1 multiplexer in combination with the associated look-up tables, MUXF5s, MUXF6s, and MUXF7s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

### Logic Table

Inputs			Output
S	10	11	LO
0	IO	Х	IO
1	Х	I1	I1
Х	0	0	0
X	1	1	1

#### **Port Descriptions**


Port	Direction	Width	Function
LO	Output	1	Output of MUX to local routing
IO	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

## **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

#### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).





#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: 2-Input NAND Gate with Non-Inverted Inputs



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

#### Logic Table

Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## NAND2B1

Primitive: 2-Input NAND Gate with 1 Inverted and 1 Non-Inverted Inputs

NAND2B1



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## NAND2B2

Primitive: 2-Input NAND Gate with Inverted Inputs

NAND2B2



## Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



#### Primitive: 3-Input NAND Gate with Non-Inverted Inputs



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## NAND3B1

Primitive: 3-Input NAND Gate with 1 Inverted and 2 Non-Inverted Inputs

NAND3B1



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## NAND3B2

Primitive: 3-Input NAND Gate with 2 Inverted and 1 Non-Inverted Inputs

NAND3B2



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## NAND3B3

Primitive: 3-Input NAND Gate with Inverted Inputs

NAND3B3



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



#### Primitive: 4-Input NAND Gate with Non-Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

#### Logic Table

Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 4-Input NAND Gate with 1 Inverted and 3 Non-Inverted Inputs



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 4-Input NAND Gate with 2 Inverted and 2 Non-Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 4-Input NAND Gate with 3 Inverted and 1 Non-Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Primitive: 4-Input NAND Gate with Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).


NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input NAND Gate with Non-Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input NAND Gate with 1 Inverted and 4 Non-Inverted Inputs



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).


NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input NAND Gate with 2 Inverted and 3 Non-Inverted Inputs



### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).


NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 5-Input NAND Gate with 3 Inverted and 2 Non-Inverted Inputs



## Introduction

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 5-Input NAND Gate with 4 Inverted and 1 Non-Inverted Inputs



## Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 5-Input NAND Gate with Inverted Inputs



#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).


NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).





## Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### Logic Table

Input	Output
10 Iz	0
All inputs are 1	0
Any single input is 0	1


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).







#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).





#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





#### Introduction

NAND elements implement Negated AND or NOT AND. A High (1) output results when one or more inputs are a Low (0). A Low (0) output results only if all inputs are High (1).

NAND gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NAND gates of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
All inputs are 1	0
Any single input is 0	1


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## NOR12





## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## NOR16





### Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: 2-Input NOR Gate with Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## NOR2B1

Primitive: 2-Input NOR Gate with 1 Inverted and 1 Non-Inverted Inputs

NOR2B1



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## NOR2B2

Primitive: 2-Input NOR Gate with Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



#### Primitive: 3-Input NOR Gate with Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## NOR3B1

Primitive: 3-Input NOR Gate with 1 Inverted and 2 Non-Inverted Inputs

## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## NOR3B2

Primitive: 3-Input NOR Gate with 2 Inverted and 1 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## NOR3B3

Primitive: 3-Input NOR Gate with Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Primitive: 4-Input NOR Gate with Non-Inverted Inputs



#### Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 4-Input NOR Gate with 1 Inverted and 3 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 4-Input NOR Gate with 2 Inverted and 2 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 4-Input NOR Gate with 3 Inverted and 1 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Primitive: 4-Input NOR Gate with Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).





## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input NOR Gate with 1 Inverted and 4 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 5-Input NOR Gate with 2 Inverted and 3 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 5-Input NOR Gate with 3 Inverted and 2 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 5-Input NOR Gate with 4 Inverted and 1 Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



#### Primitive: 5-Input NOR Gate with Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).


NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 7-Input NOR Gate with Non-Inverted Inputs



#### Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 9-Input NOR Gate with Non-Inverted Inputs



## Introduction

NOR elements implement Negated OR, or NOT OR. A High (1) output results only when all inputs to the element are Low (0). A Low (0) output results if any inputs are high (1).

NOR gates of up to five inputs are available in any combination of inverting and non-inverting inputs. NOR gates of six to nine inputs, 12 inputs, and 16 inputs are available only with non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace gates with unused inputs with gates having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	0
All inputs are 0	1

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: Output Buffer



## Introduction

This design element is a simple output buffer used to drive output signals to the FPGA device pins that do not need to be 3-stated (constantly driven). Either an OBUF, OBUFT, OBUFDS, or OBUFTDS must be connected to every output port in the design.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

## **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Output of OBUF to be connected directly to top-level output port.
Ι	Input	1	Input of OBUF. Connect to the logic driving the output port.

## **Design Entry Method**

This design element can be used in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 16-Bit Output Buffer





#### Introduction

This design element is a multiple output buffer.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

## **Design Entry Method**


This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 4-Bit Output Buffer



## Introduction

This design element is a multiple output buffer.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

## **Design Entry Method**


This design element can be used in schematics.

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

## **Available Attributes**

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Macro: 8-Bit Output Buffer



#### Introduction

This design element is a multiple output buffer.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

## **Design Entry Method**

This design element can be used in schematics.

#### Data Attribute Туре Allowed Values Default Description DRIVE Integer 2, 4, 6, 8, 12, 16, 24 12 Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements. IOSTANDARD See Data Sheet "DEFAULT" String Assigns an I/O standard to the element. SLEW "SLOW" or "FAST" String "SLOW" Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

## Available Attributes

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OBUFDS

Primitive: Differential Signaling Output Buffer



## Introduction

This design element is a single output buffer that supports low-voltage, differential signaling (1.8 v CMOS). OBUFDS isolates the internal circuit and provides drive current for signals leaving the chip. Its output is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET and MYNETB).

## Logic Table

Inputs	Outputs		
1	0	ОВ	
0	0	1	
1	1	0	

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Diff_p output (connect directly to top level port)
ОВ	Output	1	Diff_n output (connect directly to top level port)
Ι	Input	1	Buffer input

## **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



## OBUFT

#### Primitive: 3-State Output Buffer with Active Low Output Enable





#### Introduction

This design element is a single, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

#### Logic Table

Inputs		Outputs
Т	I	0
1	Х	Z
0	1	1
0	0	0

#### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Buffer output (connect directly to top-level port)
Ι	Input	1	Buffer input
Т	Input	1	3-state enable input

## **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. You should set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. See the Data Sheet for recommendations of the best setting for this attribute.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **OBUFT16**

Macro: 16-Bit 3-State Output Buffer with Active Low Output Enable



## Introduction

This design element is a multiple, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

## Logic Table

Inputs		Outputs
т	I	0
1	Х	Z
0	1	1
0	0	0

## **Design Entry Method**

This design element is only for use in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. You should set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. See the Data Sheet for recommendations of the best setting for this attribute.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **OBUFT4**

Macro: 4-Bit 3-State Output Buffers with Active-Low Output Enable



## Introduction

This design element is a multiple, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

## Logic Table

Inputs		Outputs
т	1	0
1	Х	Z
0	1	1
0	0	0

## **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. You should set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. See the Data Sheet for recommendations of the best setting for this attribute.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## **OBUFT8**

#### Macro: 8-Bit 3-State Output Buffers with Active-Low Output Enable



## Introduction

This design element is a multiple, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

## Logic Table

Inputs		Outputs
т	1	0
1	Х	Z
0	1	1
0	0	0

## **Design Entry Method**

This design element is only for use in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. You should set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. See the Data Sheet for recommendations of the best setting for this attribute.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## OBUFTDS

#### Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable



## Introduction

This design element is an output buffer that supports low-voltage, differential signaling. For the OBUFTDS, a design level interface signal is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET\_P and MYNET\_N).

## Logic Table

Inputs		Outputs		
1	т	0	ОВ	
Х	1	Z	Z	
0	0	0	1	
1	0	1	0	

## **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Diff_p output (connect directly to top level port)
ОВ	Output	1	Diff_n output (connect directly to top level port)
Ι	Input	1	Buffer input
Т	Input	1	3-state enable input

## **Design Entry Method**

This design element can be used in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## ODDR2

Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



## Introduction

The design element is an output double data rate (DDR) register useful in producing double data rate signals exiting the FPGA. The ODDR2 requires two clocks (C0 and C1) to be connected to the component so that data is provided at the positive edge of both clocks. The ODDR2 features an active high clock enable port, CE, which can be used to suspend the operation of the registers and both set and reset ports that can be configured to be synchronous or asynchronous to the respective clocks. The ODDR2 has an optional alignment feature, which allows data to be captured by a single clock and clocked out by two clocks.

Inputs							
S	R	CE	D0	D1	C0	C1	0
1	Х	Х	Х	Х	Х	Х	1
0	1	Х	Х	Х	Х	Х	0
0	0	0	Х	Х	Х	Х	No Change
0	0	1	D0	Х	Ŷ	Х	D0
0	0	1	Х	D1	Х	$\uparrow$	D1

## Logic Table

## **Design Entry Method**


This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Descriptions
DDR_ALIGNMENT	String	"NONE", "C0", "C1"	"NONE"	Sets the input capture behavior for the DDR register.
				• "NONE" clocks in data to the D0 input on the positive transition of the C0 clock and D1 on the positive transition of the C1 clock.
				• "C0" allows the input clocking of both D0 and D1 align to the positive edge of the C0 clock.
				• "C1" allows the input clocking of both D0 and D1 align to the positive edge of the C1 clock.
INIT	Binary	0, 1	0	Sets the initial state of the Q output to 0 or 1.
SRTYPE	String	"SYNC", "ASYNC"	"SYNC"	Specifies "SYNC" or "ASYNC" set/reset.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the <u>Spartan-3A FPGA Family Data Sheet (DS529)</u>.

#### Macro: Output D Flip-Flop



### Introduction

This design element is a single output D flip-flop.

The outputs are connected to OPADs or IOPADs. The data on the (D) inputs is loaded into the flip-flops during the Low-to-High clock (C) transition and appears on the (Q) outputs.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table

Inputs		Outputs
D	С	Q
D	$\uparrow$	D


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the <u>Spartan-3A FPGA Family Data Sheet (DS529)</u>.

# OFD\_1

#### Macro: Output D Flip-Flop with Inverted Clock



#### Introduction

The design element is located in an input/output block (IOB). The output (Q) of the D flip-flop is connected to an OPAD or an IOPAD. The data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition and appears on the (Q) output.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table


Inputs		Outputs
D C		Q
D	$\rightarrow$	D

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit Output D Flip-Flop



### Introduction

This design element is a multiple output D flip-flop.

The outputs are connected to OPADs or IOPADs. The data on the (D) inputs is loaded into the flip-flops during the Low-to-High clock (C) transition and appears on the (Q) outputs.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs
D	C	Q
D	$\uparrow$	D


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Macro: 4-Bit Output D Flip-Flop



### Introduction

This design element is a multiple output D flip-flop.

The outputs are connected to OPADs or IOPADs. The data on the (D) inputs is loaded into the flip-flops during the Low-to-High clock (C) transition and appears on the (Q) outputs.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs		Outputs
D	C	Q
D	$\uparrow$	D

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 8-Bit Output D Flip-Flop



#### Introduction

This design element is a multiple output D flip-flop.

The outputs are connected to OPADs or IOPADs. The data on the (D) inputs is loaded into the flip-flops during the Low-to-High clock (C) transition and appears on the (Q) outputs.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs		Outputs
D C		Q
D	$\uparrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.





#### Introduction

This is a single D flip-flop whose output is enabled by a 3-state buffer. The flip-flop data output (Q) is connected to the input of output buffer (OBUFE). The OBUFE output (O) is connected to an OPAD or IOPAD. The data on the data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When the active-High enable input (E) is High, the data on the flip-flop output (Q) appears on the OBUFE (O) output. When (E) is Low, the output is high impedance (Z state or Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs		Output	
Е	D	С	0
0	Х	Х	Z
1	Dn	$\uparrow$	Dn


### **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OFDE\_1

Macro: D Flip-Flop with Active-High Enable Output Buffer and Inverted Clock



Introduction

This design element and its output buffer are located in an input/output block (IOB). The data output of the flip-flop (Q) is connected to the input of an output buffer or OBUFE. The output of the OBUFE is connected to an OPAD or an IOPAD. The data on the data input (D) is loaded into the flip-flop on the High-to-Low clock (C) transition. When the active-High enable input (E) is High, the data on the flip-flop output (Q) appears on the (O) output. When (E) is Low, the output is high impedance (Z state or Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
E	D	С	0
0	Х	Х	Z
1	D	$\downarrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit D Flip-Flop with Active-High Enable Output Buffers



#### Introduction

This is a multiple D flip-flop whose outputs are enabled by 3-state buffers. The flip-flop data outputs (Q) are connected to the inputs of output buffers (OBUFE). The OBUFE outputs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-High enable inputs (E) are High, the data on the flip-flop outputs (Q) appears on the OBUFE outputs (O). When (E) is Low, outputs are high impedance (Z state or Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

#### Logic Table


Inputs		Outputs	
E	D	С	0
0	Х	Х	Z
1	Dn	$\uparrow$	Dn

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: 4-Bit D Flip-Flop with Active-High Enable Output Buffers



## Introduction

This is a multiple D flip-flop whose outputs are enabled by 3-state buffers. The flip-flop data outputs (Q) are connected to the inputs of output buffers (OBUFE). The OBUFE outputs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-High enable inputs (E) are High, the data on the flip-flop outputs (Q) appears on the OBUFE outputs (O). When (E) is Low, outputs are high impedance (Z state or Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs		Outputs	
E	D	C	0
0	Х	Х	Z
1	Dn	$\uparrow$	Dn

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Macro: 8-Bit D Flip-Flop with Active-High Enable Output Buffers



### Introduction

This is a multiple D flip-flop whose outputs are enabled by 3-state buffers. The flip-flop data outputs (Q) are connected to the inputs of output buffers (OBUFE). The OBUFE outputs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-High enable inputs (E) are High, the data on the flip-flop outputs (Q) appears on the OBUFE outputs (O). When (E) is Low, outputs are high impedance (Z state or Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs	
E	D	С	0
0	Х	Х	Z
1	Dn	$\uparrow$	Dn


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OFDI

#### Macro: Output D Flip-Flop (Asynchronous Preset)



### Introduction

The design element is contained in an input/output block (IOB). The output (Q) of the (D) flip-flop is connected to an OPAD or an IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q).

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs		Outputs
D C		Q
D	$\uparrow$	D

### **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# OFDI\_1

Macro: Output D Flip-Flop with Inverted Clock (Asynchronous Preset)



### Introduction

This design element exists in an input/output block (IOB). The (D) flip-flop output (Q) is connected to an OPAD or an IOPAD. The data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition and appears on the (Q) output.

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs		Outputs
D C		Q
D	$\rightarrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: D Flip-Flop with Active-Low 3-State Output Buffer



#### Introduction

This design element is a single D flip-flops whose output is enabled by a 3-state buffer.

The data outputs (Q) of the flip-flops are connected to the inputs of output buffers (OBUFT). The outputs of the OBUFTs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-Low enable inputs (T) are Low, the data on the flip-flop outputs (Q) appears on the (O) outputs. When (T) is High, outputs are high impedance (Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table

Inputs			Outputs
Т	D	С	0
1	Х	Х	Z
0	D	$\uparrow$	D

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# OFDT\_1

Macro: D Flip-Flop with Active-Low 3-State Output Buffer and Inverted Clock



### Introduction

The design element and its output buffer are located in an input/output block (IOB). The flip-flop data output (Q) is connected to the input of an output buffer (OBUFT). The OBUFT output is connected to an OPAD or an IOPAD. The data on the data input (D) is loaded into the flip-flop on the High-to-Low clock (C) transition. When the active-Low enable input (T) is Low, the data on the flip-flop output (Q) appears on the (O) output. When (T) is High, the output is high impedance (Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

### Logic Table


Inputs			Outputs
Т	D	С	0
1	Х	Х	Z
0	D	$\rightarrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Macro: 16-Bit D Flip-Flop with Active-Low 3-State Output Buffers



#### Introduction

This design element is a multiple D flip-flop whose output are enabled by 3-state buffers.

The data outputs (Q) of the flip-flops are connected to the inputs of output buffers (OBUFT). The outputs of the OBUFTs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-Low enable inputs (T) are Low, the data on the flip-flop outputs (Q) appears on the (O) outputs. When (T) is High, outputs are high impedance (Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table


Inputs			Outputs
Т	D	С	0
1	Х	Х	Z
0	D	$\uparrow$	D

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Macro: 4-Bit D Flip-Flop with Active-Low 3-State Output Buffers



## Introduction

This design element is a multiple D flip-flop whose output are enabled by 3-state buffers.

The data outputs (Q) of the flip-flops are connected to the inputs of output buffers (OBUFT). The outputs of the OBUFTs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-Low enable inputs (T) are Low, the data on the flip-flop outputs (Q) appears on the (O) outputs. When (T) is High, outputs are high impedance (Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs			Outputs
т	D	С	0
1	Х	Х	Z
0	D	$\uparrow$	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Macro: 8-Bit D Flip-Flop with Active-Low 3-State Output Buffers



### Introduction

This design element is a multiple D flip-flop whose output are enabled by 3-state buffers.

The data outputs (Q) of the flip-flops are connected to the inputs of output buffers (OBUFT). The outputs of the OBUFTs (O) are connected to OPADs or IOPADs. The data on the data inputs (D) is loaded into the flip-flops during the Low-to-High clock (C) transition. When the active-Low enable inputs (T) are Low, the data on the flip-flop outputs (Q) appears on the (O) outputs. When (T) is High, outputs are high impedance (Off).

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
Т	D	С	0
1	Х	Х	Z
0	D	Ŷ	D

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Macro: Output D Flip-Flop with Clock Enable



### Introduction

This design element is a single output D flip-flop. The (Q) output is connected to OPAD or IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears on the (Q) output. When (CE) is Low, the flip-flop output does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs
CE	D	С	Q
1	Dn	$\uparrow$	Dn
0	Х	Х	No change


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OFDX\_1

Macro: Output D Flip-Flop with Inverted Clock and Clock Enable



## Introduction

The design element is located in an input/output block (IOB). The output (Q) of the (D) flip-flop is connected to an OPAD or an IOPAD. The data on the (D) input is loaded into the flip-flop during the High-to-Low clock (C) transition and appears on the (Q) output. When the (CE) pin is Low, the output (Q) does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table


Inputs			Outputs
CE	D	С	Q
1	D	$\downarrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 16-Bit Output D Flip-Flop with Clock Enable



### Introduction

This design element is a multiple output D flip-flop. The (Q) output is connected to OPAD or IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears on the (Q) output. When (CE) is Low, the flip-flop output does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table


Inputs			Outputs
CE	D	С	Q
1	Dn	$\uparrow$	Dn
0	Х	Х	No change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: 4-Bit Output D Flip-Flop with Clock Enable



### Introduction

This design element is a multiple output D flip-flop. The (Q) output is connected to OPAD or IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears on the (Q) output. When (CE) is Low, the flip-flop output does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
CE	D	С	Q
1	Dn	$\uparrow$	Dn
0	Х	Х	No change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Macro: 8-Bit Output D Flip-Flop with Clock Enable



### Introduction

This design element is a multiple output D flip-flop. The (Q) output is connected to OPAD or IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears on the (Q) output. When (CE) is Low, the flip-flop output does not change.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

## Logic Table

Inputs			Outputs
CE	D	С	Q
1	Dn	$\uparrow$	Dn
0	Х	Х	No change


## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OFDXI

Macro: Output D Flip-Flop with Clock Enable (Asynchronous Preset)



### Introduction

The design element is contained in an input/output block (IOB). The output (Q) of the D flip-flop is connected to an OPAD or an IOPAD. The data on the (D) input is loaded into the flip-flop during the Low-to-High clock (C) transition and appears at the output (Q). When (CE) is Low, the output does not change

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs			Outputs
CE	D	С	Q
1	D	$\uparrow$	D
0	Х	Х	No Change


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OFDXI\_1

Macro: Output D Flip-Flop with Inverted Clock and Clock Enable (Asynchronous Preset)



### Introduction

The design element is located in an input/output block (IOB). The D flip-flop output (Q) is connected to an OPAD or an IOPAD. The data on the D input is loaded into the flip-flop during the High-to-Low clock (C) transition and appears on the Q output. When CE is Low, the output (Q) does not change.

This flip-flop is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table


Inputs			Outputs
CE	D	С	Q
1	D	$\downarrow$	D
0	Х	Х	No Change

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).





## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 16-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: 2-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# OR2B1

Primitive: 2-Input OR Gate with 1 Inverted and 1 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# OR2B2

Primitive: 2-Input OR Gate with Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Primitive: 3-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OR3B1

Primitive: 3-Input OR Gate with 1 Inverted and 2 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# OR3B2

Primitive: 3-Input OR Gate with 2 Inverted and 1 Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OR3B3

Primitive: 3-Input OR Gate with Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Primitive: 4-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## OR4B1

Primitive: 4-Input OR Gate with 1 Inverted and 3 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# OR4B2

Primitive: 4-Input OR Gate with 2 Inverted and 2 Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# OR4B3

Primitive: 4-Input OR Gate with 3 Inverted and 1 Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# OR4B4

#### Primitive: 4-Input OR Gate with Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).


OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Primitive: 5-Input OR Gate with Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input OR Gate with 1 Inverted and 4 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).


OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Primitive: 5-Input OR Gate with 2 Inverted and 3 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 5-Input OR Gate with 3 Inverted and 2 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).


OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Primitive: 5-Input OR Gate with 4 Inverted and 1 Non-Inverted Inputs



## Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.


## **Design Entry Method**

This design element is only for use in schematics.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



#### Primitive: 5-Input OR Gate with Inverted Inputs



#### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).


OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).





### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 7-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table


Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 8-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Macro: 9-Input OR Gate with Non-Inverted Inputs



### Introduction

OR elements implement logical disjunction. A High output (1) results if one or more inputs are HIGH (1). A LOW output (0) results only if all inputs are Low (0).

OR functions of up to five inputs are available in any combination of inverting and non-inverting inputs. OR functions of six to nine inputs, 12 inputs, and 16 inputs are available with only non-inverting inputs. To invert some or all inputs, use external inverters. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Any input is 1	1
All inputs are 0	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## PULLDOWN

Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs

PULLDOWN



### Introduction

This resistor element is connected to input, output, or bidirectional pads to guarantee a logic Low level for nodes that might float.

### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Pulldown output (connect directly to top level port)

## **Design Entry Method**

This design element can be used in schematics.

This element can be connected to a net in the following locations on a top-level schematic file:

- A net connected to an input IO Marker.
- A net connected to both an output IO Marker and 3-statable IO element, such as an OBUFT.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## PULLUP

#### Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs

PULLUP



### Introduction

This design element allows for an input, 3-state output or bi-directional port to be driven to a weak high value when not being driven by an internal or external source. This element establishes a High logic level for open-drain elements and macros when all the drivers are off.

### **Port Descriptions**

Port	Direction	Width	Function
0	Output	1	Pullup output (connect directly to top level port)

### **Design Entry Method**

This design element can be used in schematics.


This element can be connected to a net in the following locations on a top-level schematic file:

- A net connected to an input IO Marker
- A net connected to both an output IO Marker and 3-statable IO element, such as an OBUFT.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

## RAM16X1D

Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM



#### Introduction

This element is a 16-word by 1-bit static dual port random access memory with synchronous write capability. The device has two address ports: the read address (DPRA3:DPRA0) and the write address (A3:A0). These two address ports are asynchronous. The read address controls the location of the data driven out of the output pin (DPO), and the write address controls the destination of a valid write transaction. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected.

When WE is High, any positive transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit write address. For predictable performance, write address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The SPO output reflects the data in the memory cell addressed by A3:A0. The DPO output reflects the data in the memory cell addressed by DPRA3:DPRA0.

Note The write process is not affected by the address on the read address port.

You can use the INIT attribute to directly specify an initial value. The value must be a hexadecimal number, for example, INIT=ABAC. If the INIT attribute is not specified, the RAM is initialized with all zeros.

## Logic Table

Inputs			Outputs	Outputs	
WE (mode)	WCLK	D	SPO	DPO	
0 (read)	Х	Х	data_a	data_d	
1 (read)	0	Х	data_a	data_d	
1 (read)	1	Х	data_a	data_d	
1 (write)	$\uparrow$	D	D	data_d	
1 (read)	$\downarrow$	Х	data_a	data_d	
data_a = word address	sed by bits A3-A0	•		•	
data_d = word address	sed by bits DPRA3-DPRA0				

Mode selection is shown in the following logic table:

## **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros.	Initializes RAMs, registers, and look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAM16X1D\_1

Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM with Negative-Edge Clock



## Introduction

This is a 16-word by 1-bit static dual port random access memory with synchronous write capability and negative-edge clock. The device has two separate address ports: the read address (DPRA3:DPRA0) and the write address (A3:A0). These two address ports are asynchronous. The read address controls the location of the data driven out of the output pin (DPO), and the write address controls the destination of a valid write transaction.

When the write enable (WE) is set to Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit write address. For predictable performance, write address and data inputs must be stable before a High-to-Low WCLK transition. This RAM block assumes an active-Low (WCLK). (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

You can initialize RAM16X1D\_1 during configuration using the INIT attribute.

The SPO output reflects the data in the memory cell addressed by A3:A0. The DPO output reflects the data in the memory cell addressed by DPRA3:DPRA0.

Note The write process is not affected by the address on the read address port.

## Logic Table

Mode selection is shown in the following logic table:

Inputs			Outputs	Outputs	
WE (mode)	WCLK	D	SPO	DPO	
0 (read)	Х	X	data_a	data_d	
1 (read)	0	Х	data_a	data_d	
1 (read)	1	Х	data_a	data_d	
1 (write)	$\downarrow$	D	D	data_d	
1 (read)	1	Х	data_a	data_d	
data_a = word address	sed by bits A3:A0				
data_d = word addres	sed by bits DPRA3:DPRA0				

Port	Direction	Width	Function
DPO	Output	1	Read-only 1-Bit data output
SPO	Output	1	R/W 1-Bit data output
A0	Input	1	R/W address[0] input
A1	Input	1	R/W address[1] input
A2	Input	1	R/W address[2] input
A3	Input	1	R/W address[3] input
D	Input	1	Write 1-Bit data input
DPRA0	Input	1	Read-only address[0] input
DPRA1	Input	1	Read-only address[1] input
DPRA2	Input	1	Read-only address[2] input
DPRA3	Input	1	Read-only address[3] input
WCLK	Input	1	Write clock input
WE	Input	1	Write enable input

#### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# RAM16X1S

Primitive: 16-Deep by 1-Wide Static Synchronous RAM



### Introduction

This element is a 16-word by 1-bit static random access memory with synchronous write capability. When the write enable (WE) is set Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is set High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 4-bit address (A3:A0). This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM16X1S during configuration using the INIT attribute.

Inputs			Outputs
WE(mode)	WCLK	D	0
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\uparrow$	D	D
1 (read)	$\downarrow$	Х	Data
Data = word addresse	ed by bits A3:A0	•	•

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies initial contents of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

## RAM16X1S\_1

Primitive: 16-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



### Introduction

This element is a 16-word by 1-bit static random access memory with synchronous write capability and negative-edge clock. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit address (A3:A0). For predictable performance, address and data inputs must be stable before a High-to-Low WCLK transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Inputs			Outputs
WE(mode)	WCLK	D	0
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\downarrow$	D	D
1 (read)	$\uparrow$	Х	Data
Data = word addressed	by bits A3:A0		

### Logic Table

## **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies initial contents of the RAM.


#### **For More Information**

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

454

## RAM16X2S

Primitive: 16-Deep by 2-Wide Static Synchronous RAM



## Introduction

This element is a 16-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D1:D0) into the word selected by the 4-bit address (A3:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O1:O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can use the INIT\_xx properties to specify the initial contents of a wide RAM. INIT\_00 initializes the RAM cells corresponding to the O0 output, INIT\_01 initializes the cells corresponding to the O1 output, etc. For example, a RAM16X2S instance is initialized by INIT\_00 and INIT\_01 containing 4 hex characters each. A RAM16X8S instance is initialized by eight properties INIT\_00 through INIT\_07 containing 4 hex characters each. A RAM64x2S instance is completely initialized by two properties INIT\_00 and INIT\_01 containing 16 hex characters each.

Except for Virtex-4 devices, the initial contents of this element cannot be specified directly.

Inputs			Outputs
WE (mode)	WCLK	D1:D0	01:00
0 (read)	Х	Х	Data
1(read)	0	Х	Data
1(read)	1	Х	Data
1(write)	1	D1:D0	D1:D0
1(read)	$\downarrow$	X	Data
Data = word addressed by	y bits A3:A0	·	·

## Logic Table

## **Design Entry Method**

This design element can be used in schematics.




#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_01	Hexadecimal	Any 16-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAM16X4S

Primitive: 16-Deep by 4-Wide Static Synchronous RAM



### Introduction

This element is a 16-word by 4-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D3:D0) into the word selected by the 4-bit address (A3:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O3:O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

### Logic Table

Inputs			Outputs		
WE (mode)	WCLK	D3:D0	O3:O0		
0 (read)	X	X	Data		
1 (read)	0	X	Data		
1 (read)	1	X	Data		
1 (write)	$\uparrow$	D3:D0	D3:D0		
1 (read)	$\downarrow$	Х	Data		
Data = word addressed b	Data = word addressed by bits A3:A0.				

### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_03	Hexadecimal	Any 16-Bit Value	All zeros	INIT of RAM




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback 458

# RAM16X8S

#### Primitive: 16-Deep by 8-Wide Static Synchronous RAM



## Introduction

This element is a 16-word by 8-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on data inputs (D7:D0) into the word selected by the 4-bit address (A3:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O7:O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Inputs			Outputs
WE (mode)	WCLK	D7:D0	07:00
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\uparrow$	D7:D0	D7:D0
1 (read)	$\downarrow$	Х	Data

## Logic Table

### **Design Entry Method**

This design element is only for use in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_07	Hexadecimal	Any 16-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.



- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAM32X1S

Primitive: 32-Deep by 1-Wide Static Synchronous RAM



### Introduction

The design element is a 32-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any positive transition on (WCLK) loads the data on the data input (D) into the word selected by the 5-bit address (A4-A0). For predictable performance, address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM32X1S during configuration using the INIT attribute.

Inputs			Outputs	
WE (Mode)	WCLK	D	0	
0 (read)	Х	Х	Data	
1 (read)	0	Х	Data	
1 (read)	1	Х	Data	
1 (write)	↑	D	D	
1 (read)	$\downarrow$	Х	Data	

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Descriptions
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies initial contents of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# RAM32X1S\_1

Primitive: 32-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



### Introduction

The design element is a 32-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 5-bit address (A4:A0). For predictable performance, address and data inputs must be stable before a High-to-Low (WCLK) transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM32X1S\_1 during configuration using the INIT attribute.

## Logic Table

Inputs	Outputs		
WE (Mode)	WCLK	D	0
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\downarrow$	D	D
1 (read)	1	Х	Data
Data = word addresse	d by bits A4:A0		

## **Design Entry Method**

This design element can be used in schematics.


### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Descriptions
INIT	Hexadecimal	Any 32-Bit Value	0	Initializes RAMs, registers, and look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAM32X2S

Primitive: 32-Deep by 2-Wide Static Synchronous RAM



#### Introduction

The design element is a 32-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any positive transition on (WCLK) loads the data on the data input (D1-D0) into the word selected by the 5-bit address (A4-A0). For predictable performance, address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block. The signal output on the data output pins (O1-O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can use the INIT\_00 and INIT\_01 properties to specify the initial contents of RAM32X2S.

Inputs			Outputs	
WE (Mode)	WCLK	D	00-01	
0 (read)	Х	Х	Data	
1 (read)	0	Х	Data	
1 (read)	1	Х	Data	
1 (write)	Ŷ	D1:D0	D1:D0	
1 (read)	$\downarrow$	Х	Data	

### Logic Table

## **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Descriptions
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAM32X4S

Primitive: 32-Deep by 4-Wide Static Synchronous RAM



#### Introduction

This design element is a 32-word by 4-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data inputs (D3-D0) into the word selected by the 5-bit address (A4:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O3-O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

## Logic Table

Inputs	Outputs			
WE	WCLK	D3-D0	03-00	
0 (read)	Х	Х	Data	
1 (read)	0	Х	Data	
1 (read)	1	Х	Data	
1 (write)	$\uparrow$	D3:D0	D3:D0	
1 (read)	$\downarrow$	Х	Data	
Data = word addressed by bits A4:A0				

### **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.
INIT_02	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 2 of RAM.
INIT_03	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 3 of RAM.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAM32X8S

#### Primitive: 32-Deep by 8-Wide Static Synchronous RAM



### Introduction

This design element is a 32-word by 8-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data inputs (D7:D0) into the word selected by the 5-bit address (A4:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O7:O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Inputs	Outputs		
WE (mode)	WCLK	D7:D0	07:00
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\uparrow$	D7:D0	D7:D0
1 (read)	$\downarrow$	Х	Data

## Logic Table

## **Design Entry Method**

This design element is only for use in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.
INIT_02	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 2 of RAM.
INIT_03	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 3 of RAM.
INIT_04	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 4 of RAM.
INIT_05	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 5 of RAM.
INIT_06	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 6 of RAM.
INIT_07	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 7 of RAM.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAM64X1S

Primitive: 64-Deep by 1-Wide Static Synchronous RAM



## Introduction

This design element is a 64-word by 1-bit static random access memory (RAM) with synchronous write capability. When the write enable is set Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is set High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 6-bit address (A5:A0). This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

## Logic Table

Inputs			Outputs
WE (mode)	WCLK	D	0
0 (read)	Х	Х	Data
1 (read)	0	Х	Data
1 (read)	1	Х	Data
1 (write)	$\uparrow$	D	D
1 (read)	$\downarrow$	Х	Data
Data = word addresse	d by bits A5:A0		•

Mode selection is shown in the following logic table

## **Design Entry Method**

This design element can be used in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description		
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.		

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAM64X1S\_1

Primitive: 64-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



## Introduction

This design element is a 64-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 6-bit address (A5:A0). For predictable performance, address and data inputs must be stable before a High-to-Low (WCLK) transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Inputs		Outputs		
WE (mode)	WCLK	D	0	
0 (read)	Х	Х	Data	
1 (read)	0	Х	Data	
1 (read)	1	Х	Data	
1 (write)	$\downarrow$	D	D	
1 (read)	↑	Х	Data	
Data = word address	ed by bits A5:A0		·	

## Logic Table

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description		
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.		



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAM64X2S

Primitive: 64-Deep by 2-Wide Static Synchronous RAM



## Introduction

This design element is a 64-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D1:D0) into the word selected by the 6-bit address (A5:A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O1:O0) is the data that is stored in the RAM at the location defined by the values on the address pins. You can use the INIT\_00 and INIT\_01 properties to specify the initial contents of this design element.

Inputs			Outputs			
WE (mode)	WCLK	D0:D1	O0:O1			
0 (read)	Х	Х	Data			
1 (read)	0	Х	Data			
1 (read)	1	Х	Data			
1 (write)	↑ (	D1:D0	D1:D0			
1 (read)	$\downarrow$	Х	Data			
Data = word address	ed by bits A5:A0	•	•			

## Logic Table

## Design Entry Method

This design element is only for use in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 64-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.
INIT_01	Hexadecimal	Any 64-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAMB16\_S1

Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 1-bit Port



## Introduction

This design element is a dedicated random access memory block with synchronous write capability. The block RAM port has 16384 bits of data memory. The cell configuration for this element is listed in the following table.

Data Cells		Parity Cells						
Depth	Width	Depth Width Address Bus Data Bus Par				Parity Bus		
16384	1	-	-	(13:0)	(0:0)	-		

The enable EN pin controls read, write, and reset. When EN is Low, no data is written and the outputs (DO and DOP) retain the last state. When EN is High and reset (SSR) is High, DO and DOP are set to SRVAL during the Low-to-High clock (CLK) transition; if write enable (WE) is High, the memory contents reflect the data at DI and DIP. When EN is High and WE is Low, the data stored in the RAM address (ADDR) is read during the Low-to-High clock transition. By default, WRITE\_MODE=WRITE\_FIRST, when EN and WE are High, the data on the data inputs (DI and DIP) is loaded into the word selected by the write address (ADDR) during the Low-to-High clock transition and the data outputs (DO and DOP) reflect the selected (addressed) word.

The above description assumes an active High EN, WE, SSR, and CLK. However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

## Logic Table

Inputs	5							Outputs				
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Contents		
										Data RAM	Parity RAM	
1	Х	Х	Х	Х	Х	Х	Х	INIT	INIT	No Change	No Change	
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change	
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL	SRVAL	No Change	No Change	
0	1	1	1	↑	addr	data	pdata	SRVAL	SRVAL	RAM(addr) =>data	RAM(addr) =>pdata	
0	1	0	0	↑	addr	Х	Х	RAM (addr)	RAM (addr)	No Change	No Change	
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> RAM	No Change <sup>1</sup> RAM	RAM (addr)=>data	RAM (addr)=>pdata	

Input	Inputs								Outputs				
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conte	nts		
									Data RAM Parity RAM				
								(addr) <sup>2</sup> data <sup>3</sup>	(addr) <sup>2</sup> pdata <sup>3</sup>				
GSR=C	GSR=Global Set Reset signal												
INIT=Value specified by the INIT attribute for data memory. Default is all zeros.													
SRVAL	L=Valu	e after	assertio	on of SSI	R as specifi	ied by the	e SRVAL	attribute.					
addr=I	RAM a	ddress											
RAM(a	addr)=	RAM c	ontents	s at addr	ess ADDR								
data=R	RAM ir	nput da	ıta.										
pdata=	RAM	parity	data.										
<sup>1</sup> WRIT	E_MO	DE=N	D_CHA	NGE									
<sup>2</sup> WRIT	E_MO	DE=RE	EAD_FI	RST									
3WRIT	E_MO	DE=W	RITE_F	IRST									

## Initialization

#### Initializing Memory Contents

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16 is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

Any INIT\_xx or INITP\_xx attribute that is not specified is configured as zeros. Partial Strings are padded with zeros to the left.

#### Initializing the Output Register

In Spartan®-3A and above devices, each bit in the output register can be initialized at power on to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Two types of properties control initialization of the output register for a single-port RAMB16: INIT and SRVAL. The INIT attribute specifies the output register value at power on. You can use the SRVAL attribute to define the state resulting from assertion of the SSR (set/reset) input.

The INIT and SRVAL attributes specify the initialization value as a hexadecimal String containing one bit for each bit in the output port. For example, for a RAMB16\_S1 with port width equal to 1, the output register contains 1 bit. Therefore, the INIT or SRVAL value can only be specified as a 1 or 0. For RAMB16\_S4 with port width equal to 4, the output register contains 4 bits. In this case, you can specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT or SRVAL value.

#### Selecting Write Mode

The WRITE\_MODE attribute controls RAMB16 memory and output contents. By default, the WRITE\_MODE is set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the WRITE\_MODE to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the WRITE\_MODE to NO\_CHANGE to have the input written to memory without changing the output.

## Design Entry Method

This design element can be used in schematics.


## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary/ Hexadecimal	Any Hex Value	All zeros	Identifies the initial value of the DO output port after completing configuration. The bit width is dependent on the width of the A or B port of the RAM.
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the data portion of the RAM array.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SRVAL	Binary/ Hexadecimal	Any Hex Value	All zeros	Allows the individual selection of whether the DO output port sets (go to a one) or reset (go to a zero) upon the assertion of the SSR pin. The bit width is dependent on the width of the A or B port of the RAM.
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_FIRST"	Specifies the behavior of the DO port upon a write command to the respected port. If set to "WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and wont update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAMB16\_S1\_S1

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs				
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA DOPA RAM Contents				
							-			Data RAM	Parity RAM	
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change	
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change	
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change	
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata	
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change	
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata	
GSR=0	Global S	Set Reset	t.						•	•	•	
INIT_	A=Valu	e specifi	ed by t	he INIT	_A attribu	te for o	output r	egister. Default	is all zeros.			
SRVAI	L_A=re	gister va	lue.									

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

<sup>1</sup>WRITE\_MODE\_A=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_A=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_A=WRITE\_FIRST.

Truth Table B

Input	s							Outputs				
GSR	ENB	SSRB	WEB	CLKE	ADDR	8 DIB	DIPB	DOB	DOPB	RAM Conte	ents	
						•				Data RAM	Parity RAM	
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change	
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change	
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change	
0	1	1	1	↑	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata	
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change	
0	1	0	1	1	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata	
INIT_I SRVAI	B=Value	ister val	d by the	e INIT_l	3 attribut	e for ou	utput reș	gisters. Default is	s all zeros.			
RAM(	addr)=F	RAM cor	itents at	addres	s ADDR.							
data=F	RAM in	put data	•									
pdata=	=RAM p	oarity da	ta.									
<sup>1</sup> WRIT	E_MOI	DE_B=N	O_CHA	NGE.								
<sup>2</sup> WRIT	E_MOI	DE_B=RI	EAD_FI	RST.								

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

## **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	Data Bus	Parity Bus	Data Cells¹	Parity Cells <sup>1</sup>	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S1	16384 x 1	-	(13:0)	(0:0)	-	16384 x 1	-	(13:0)	(0:0)	-
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

#### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	lre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (	5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1								0						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port F	Parity /	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

#### Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

#### Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

482

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	Ŷ	$\uparrow$	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	1	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the Synthesis and Simulation Design Guide for more information.</li> </ul>
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.


# Send Feedback

Attribute	Data Type	Allowed Values	Default	Description
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies the behavior of the DOA port upon a write command to the port.</li> <li>"WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.</li> <li>"READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.</li> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies the behavior of the DOB port upon a write command to the port.</li> <li>"WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.</li> <li>"READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.</li> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## RAMB16\_S1\_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 18-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\rightarrow$	Х	Х	х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
GSR=C	Global S	Set Reset							-	•	
INIT_4	A=Valu	e specifi	ed by t	he INIT	_A attribu	ite for o	output r	egister. Default	is all zeros.		
SRVAI	A=reg	gister va	lue.								

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

<sup>1</sup>WRITE\_MODE\_A=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_A=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_A=WRITE\_FIRST.

Truth Table B

Input	S							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDRE	8 DIB	DIPB	DOB	DOPB	RAM Cont	ents
						•				Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	$\uparrow$	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_I SRVAI	B=Value	ister val	d by the	e INIT_l	3 attribut	e for ou	utput reș	gisters. Default is	s all zeros.		
RAM(	addr)=F	RAM cor	itents at	addres	s ADDR.						
data=F	RAM in	put data									
pdata=	=RAM p	oarity da	ta.								
<sup>1</sup> WRIT	TE_MOI	DE_B=N	O_CHA	NGE.							
<sup>2</sup> WRIT	TE_MOI	DE_B=RI	EAD_FI	RST.							

<sup>3</sup>WRITE MODE B=WRITE FIRST.

## **Port Descriptions**

Port A					Port B					
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S1_S18	16384 x 1	-	(13:0)	(0:0)	-	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

#### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data	Ado	lre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1								0						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	х	No Change	Х	No Change	DIB	DIPB
1	1	1	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.

Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAMB16\_S1\_S2

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 2-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	S							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

Input	S							Outputs				
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents	
										Data RAM	Parity RAM	
RAM(addr)=RAM contents at address ADDR.												
data=RAM input data.												
pdata=	RAM P	parity da	ata.									
<sup>1</sup> WRIT	E_MO	DE_A=N	IO_CH	ANGE.								
<sup>2</sup> WRIT	E_MO	DE_A=R	EAD_I	FIRST.								
<sup>3</sup> WRIT	E_MO	DE_A=W	VRITE_	FIRST.								



Truth Table B

Input	S							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDRE	8 DIB	DIPB	DOB	DOPB	RAM Cont	ents
						•				Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	$\uparrow$	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_I SRVAI	B=Value	ister val	d by the	e INIT_l	3 attribut	e for ou	utput reș	gisters. Default is	s all zeros.		
RAM(	addr)=F	RAM cor	itents at	addres	s ADDR.						
data=F	RAM in	put data									
pdata=	=RAM p	oarity da	ta.								
<sup>1</sup> WRIT	TE_MOI	DE_B=N	O_CHA	NGE.							
<sup>2</sup> WRIT	TE_MOI	DE_B=RI	EAD_FI	RST.							

<sup>3</sup>WRITE MODE B=WRITE FIRST.

## **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	
RAMB16_S1_S2	16384 x 1	-	(13:0)	(0:0)	-	8192 x 2	-	(12:0)	(1:0)	-
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables show address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	lre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' e	5 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3		2		1		0	
4	4096	<	7				6				5				4				3				2			1				0			
8	2048	<	3								2								1							C	)						_
16	1024	<	1																0														
32	512	<	0																														_

Port Address Mapping for Parity

Parity Width	Port	Parity A	ddres	ses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	$\uparrow$	Ŷ	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

498

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.

Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				• "NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
				• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				• "NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

## RAMB16\_S1\_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 4-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	S							Outputs					
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA DOPA RAM Contents					
										Data RAM	Parity RAM		
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change		
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change		
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change		
0	1	1	1	↑	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata		
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change		
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata		
GSR=C	Global S	Set Reset								-			
INIT_4	A=Valu	e specifi	ed by t	he INIT	_A attribu	te for o	output r	egister. Default	is all zeros.				
SRVAI	A=reg	gister va	lue.										

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

<sup>1</sup>WRITE\_MODE\_A=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_A=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_A=WRITE\_FIRST.

Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDR	8 DIB	DIPB	DOB	DOPB	RAM Cont	ents
	•									Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
		et Reset			2 attribut		through the	gisters. Default is			
		ister val			5 attribut	e 101 01	iipui ieş	gisters. Default is	s all zeros.		
	RAM ac	·	uc.								
			ntents at	addres	s ADDR.						
	,	put data		addieo							
		parity da									
-	-	•		NCE							
	_	DE_B=N	_								

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

## **Port Descriptions**

Port A			Port B							
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S1_S4	16384 x 1	-	(13:0)	(0:0)	-	4096 x 4	-	(11:0)	(3:0)	-
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	G	3	2		1		0	
4	4096	<	7				6				5				4				3				2			1	L			0			
8	2048	<	3								2								1							(	)						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	1	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		<ul> <li>"WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.</li> </ul>
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		<ul> <li>"WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.</li> </ul>
				<ul> <li>"READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.</li> </ul>
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAMB16\_S1\_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 9-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	$\uparrow$	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
GSR=C	Global S	Set Reset									• •
INIT_4	A=Valu	e specifi	ed by t	he INIT	_A attribu	te for o	output r	egister. Default	is all zeros.		
SRVAI	A=reg	gister va	lue.								

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

<sup>1</sup>WRITE\_MODE\_A=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_A=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_A=WRITE\_FIRST.

Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDR	B DIB	DIPB	DOB	DOPB	RAM Cont	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	1	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_I SRVAI	B=Value	ister val	ed by the	e INIT_l	3 attribut	e for ou	ıtput reş	gisters. Default is	s all zeros.		
RAM(	addr)=F	RAM cor	ntents at	addres	s ADDR.						
data=I	RAM in	put data									
pdata=	=RAM p	oarity da	ta.								
<sup>1</sup> WRI7	TE_MOI	DE_B=N	O_CHA	NGE.							
<sup>2</sup> WRIT	TE_MOI	DE_B=RI	EAD_FI	RST.							

<sup>3</sup>WRITE MODE B=WRITE FIRST.

### **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S1_S9	16384 x 1	-	(13:0)	(0:0)	-	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	65	4	3	2	1	ð
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1								0						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAMB16\_S2

Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 2-bit Port



## Introduction

This design element is a dedicated random access memory block with synchronous write capability. The block RAM port has 16384 bits of data memory. The cell configuration for this element is listed in the following table.

Data Cells		Parity Cells				
Depth	Width	Depth	Width	Address Bus	Data Bus	Parity Bus
8192	2	-	-	(12:0)	(1:0)	-

The enable EN pin controls read, write, and reset. When EN is Low, no data is written and the outputs (DO and DOP) retain the last state. When EN is High and reset (SSR) is High, DO and DOP are set to SRVAL during the Low-to-High clock (CLK) transition; if write enable (WE) is High, the memory contents reflect the data at DI and DIP. When EN is High and WE is Low, the data stored in the RAM address (ADDR) is read during the Low-to-High clock transition. By default, WRITE\_MODE=WRITE\_FIRST, when EN and WE are High, the data on the data inputs (DI and DIP) is loaded into the word selected by the write address (ADDR) during the Low-to-High clock transition and the data outputs (DO and DOP) reflect the selected (addressed) word.

The above description assumes an active High EN, WE, SSR, and CLK. However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

## Logic Table

Inputs	6							Outputs			
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conter	nts
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT	INIT	No Change	No Change
0	0	Х	Х	Х	Х	х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	х	Х	Х	SRVAL	SRVAL	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL	SRVAL	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	↑	addr	х	Х	RAM (addr)	RAM (addr)	No Change	No Change
0	1	0	1	Ŷ	addr	data	pdata No No		Change <sup>1</sup>	RAM (addr)=>data	RAM (addr)=>pdata

Input	S							Outputs			
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conte	nts
									•	Data RAM	Parity RAM
								(addr) <sup>2</sup> data <sup>3</sup>	(addr) <sup>2</sup> pdata <sup>3</sup>		
GSR=C	Global	Set Res	set sign	al							
INIT=V	Value s	specifie	d by th	e INIT a	ttribute fo	r data me	emory. E	Default is all	zeros.		
SRVAL	L=Valu	e after	assertio	on of SSI	R as specif	ied by the	e SRVAL	attribute.			
addr=I	RAM a	nddress	•								
RAM(a	addr)=	RAM c	ontents	s at addr	ess ADDF	•					
data=R	RAM ii	nput da	nta.								
pdata=	RAM	parity	data.								
<sup>1</sup> WRIT	E_MC	DE=N	O_CHA	NGE							
<sup>2</sup> WRIT	E_MC	DE=RE	EAD_FI	RST							
3WRIT	E_MC	DE=W	RITE_F	IRST							

### Initialization

### Initializing Memory Contents

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16 is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

Any INIT\_xx or INITP\_xx attribute that is not specified is configured as zeros. Partial Strings are padded with zeros to the left.

### Initializing the Output Register

In Spartan®-3A and above devices, each bit in the output register can be initialized at power on to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Two types of properties control initialization of the output register for a single-port RAMB16: INIT and SRVAL. The INIT attribute specifies the output register value at power on. You can use the SRVAL attribute to define the state resulting from assertion of the SSR (set/reset) input.

The INIT and SRVAL attributes specify the initialization value as a hexadecimal String containing one bit for each bit in the output port. For example, for a RAMB16\_S1 with port width equal to 1, the output register contains 1 bit. Therefore, the INIT or SRVAL value can only be specified as a 1 or 0. For RAMB16\_S4 with port width equal to 4, the output register contains 4 bits. In this case, you can specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT or SRVAL value.

#### Selecting Write Mode

The WRITE\_MODE attribute controls RAMB16 memory and output contents. By default, the WRITE\_MODE is set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the WRITE\_MODE to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the WRITE\_MODE to NO\_CHANGE to have the input written to memory without changing the output.

## **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary/ Hexadecimal	Any Hex Value	All zeros	Identifies the initial value of the DO output port after completing configuration. The bit width is dependent on the width of the A or B port of the RAM.
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the data portion of the RAM array.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SRVAL	Binary/ Hexadecimal	Any Hex Value	All zeros	Allows the individual selection of whether the DO output port sets (go to a one) or reset (go to a zero) upon the assertion of the SSR pin. The bit width is dependent on the width of the A or B port of the RAM.
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_FIRST"	Specifies the behavior of the DO port upon a write command to the respected port. If set to "WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and wont update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

### For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16\_S2\_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 18-bit Ports



### Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) RAM(addr) =>data =>pdata	

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

Input	s							Outputs	;							
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Contents						
									Data RAM Parity R							
data=RAM input data.																
pdata=	=RAM	parity da	ata.													
<sup>1</sup> WRIT	TE_MC	DE_A=N	IO_CH	IANGE.												
2WRIT	TE_MC	DE_A=R	EAD_I	FIRST.												
<sup>3</sup> WRI7	TE_MC	DE_A=V	VRITE_	FIRST.												

Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDRE	B DIB	DIPB	DOB	DOPB	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_I	B=Value	et Reset specifie ister val	d by the	e INIT_I	3 attribute	e for ou	ıtput reş	gisters. Default is	all zeros.	-	
addr=1	RAM ad	ldress.									
RAM(	addr)=R	RAM con	itents at	address	s ADDR.						
data=F	RAM inj	put data									
pdata=	=RAM p	arity da	ta.								

<sup>1</sup>WRITE\_MODE\_B=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A					Port B					
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S2_S18	8192 x 2	-	(12:0)	(1:0)	-	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' (	5 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	;	2		1		0	
4	4096	<	7				6				5				4				3				2			1				0			
8	2048	<	3								2								1							C	)						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectIO<sup>™</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	↑	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
	E MODE B String			<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16\_S2\_S2

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDRA	DIA	DIPA	DOA	DOPA	RAM Conte	ents
					-					Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

Input	s							Outputs						
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Contents				
	Data RAM Parity RAM													
<sup>1</sup> WRIT	<sup>1</sup> WRITE_MODE_A=NO_CHANGE.													
<sup>2</sup> WRIT	TE_MOI	DE_A=R	EAD_F	FIRST.										
<sup>3</sup> WRIT	<sup>3</sup> WRITE_MODE_A=WRITE_FIRST.													

Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDRE	<b>DIB</b>	DIPB	DOB	DOPB	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	1	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
		et Reset									-
			5	e INIT_l	B attribut	e for oı	itput reg	gisters. Default is	all zeros.		
	- 0	ister val	ue.								
	RAM ac										
RAM(a	addr)=R	RAM cor	tents at	addres	s ADDR.						
data=R	RAM inj	put data	•								
pdata=	RAM p	oarity da	ta.								
<sup>1</sup> WRIT	E_MOI	DE_B=N	O_CHA	NGE.							
2147017		ום ם סר		DCT							

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A					Port B					
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S2_S2	8192 x 2	-	(12:0)	(1:0)	-	8192 x 2	-	(12:0)	(1:0)	-
<sup>1</sup> Depth x Width	-	-	-		-	-				-

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1							(	)						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	Ŷ	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

## **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16\_S2\_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 4-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

## Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDRA	DIA	DIPA	DOA	DOPA	RAM Conte	ents
							-			Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

Input	s						Outputs									
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Contents						
Data RAM Parity R																
pdata=	pdata=RAM parity data.															
<sup>1</sup> WRIT	E_MO	DE_A=N	IO_CH	ANGE.												
<sup>2</sup> WRIT	E_MO	DE_A=R	EAD_I	FIRST.												
<sup>3</sup> WRIT	E_MO	DE_A=W	/RITE_	FIRST.												

Truth Table B

Input	s						Outputs								
GSR	ENB	SSRB	WEB	CLKE	ADDRE	<b>DIB</b>	DIPB	DOB	DOPB	RAM Conte	ents				
									•	Data RAM	Parity RAM				
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change				
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change				
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B No Change No C						
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata				
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change				
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>						
		et Reset		- INIT I	8 attribut	e for o	itout rea	gisters. Default is	all zeros	-	-				
		ister val	5		5 attribut		aip ai reg	Sisters. Deruart is	un zerob.						
	RAM ac														
RAM(	addr)=F	RAM cor	itents at	addres	s ADDR.										
data=F	RAM in	put data													
pdata=	=RAM p	arity da	ta.												
<sup>1</sup> WRIT	TE_MOI	DE_B=N	O_CHA	NGE.											

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A			Port B								
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	
RAMB16_S2_S4	8192 x 2	-	(12:0)	(1:0)	-	4096 x 4	-	(11:0)	(3:0)	-	
<sup>1</sup> Depth x Width			<u></u>					-			

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	h Port Data Addresses																																
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1							(	)						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port Parity Addresses														
1	2048	<	3				2				1				0
2	1024	<	1								0				
4	512	<	0												

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	Ŷ	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

# **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
	Ũ	"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# RAMB16\_S2\_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 9-bit Ports



### Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

# Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

Input	s							Outputs						
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Contents				
			Data RAM Parity RAM											
data=I	RAM ii	nput data	a.											
pdata=	=RAM	parity da	ata.											
<sup>1</sup> WRIT	TE_MC	DE_A=N	IO_CH	IANGE.										
2WRIT	<sup>2</sup> WRITE_MODE_A=READ_FIRST.													
<sup>3</sup> WRI7	<sup>2</sup> WRITE_MODE_A=READ_FIRST. <sup>3</sup> WRITE_MODE_A=WRITE_FIRST.													

Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE		<b>DIB</b>	DIPB	DOB	DOPB	RAM Cont	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_I	B=Value	et Reset specifie ster val	d by the	e INIT_l	3 attribute	e for ou	utput reş	gisters. Default is	all zeros.		
	RAM ac		ue.								
			itents at	addres	s ADDR.						
	,	put data									
		parity da									
•		DE B=N		NGE							
	-	-									

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S2_S9	8192 x 2	-	(12:0)	(1:0)	-	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
<sup>1</sup> Depth x Width	-	-			-	-		-		-

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1							(	)						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

### Port A and Port B Conflict Resolution

Spartan®-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	↑	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

# **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16\_S4

Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 4-bit Port



# Introduction

This design element is a dedicated random access memory block with synchronous write capability. The block RAM port has 16384 bits of data memory. The cell configuration for this element is listed in the following table.

Data Cells		Parity Cells				
Depth	Width	Depth	Width	Address Bus	Data Bus	Parity Bus
4096	4	-	-	(11:0)	(3:0)	-

The enable EN pin controls read, write, and reset. When EN is Low, no data is written and the outputs (DO and DOP) retain the last state. When EN is High and reset (SSR) is High, DO and DOP are set to SRVAL during the Low-to-High clock (CLK) transition; if write enable (WE) is High, the memory contents reflect the data at DI and DIP. When EN is High and WE is Low, the data stored in the RAM address (ADDR) is read during the Low-to-High clock transition. By default, WRITE\_MODE=WRITE\_FIRST, when EN and WE are High, the data on the data inputs (DI and DIP) is loaded into the word selected by the write address (ADDR) during the Low-to-High clock transition and the data outputs (DO and DOP) reflect the selected (addressed) word.

The above description assumes an active High EN, WE, SSR, and CLK. However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

# Logic Table

Inputs	5							Outputs			
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conter	nts
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT	INIT	No Change	No Change
0	0	Х	Х	Х	х	х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	х	Х	Х	SRVAL	SRVAL	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL	SRVAL	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	Ŷ	addr	х	Х	RAM (addr)	RAM (addr)	No Change	No Change
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> RAM	No Change <sup>1</sup> RAM	RAM (addr)=>data	RAM (addr)=>pdata

Input	5							Outputs			
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conte	nts
										Data RAM	Parity RAM
								(addr) <sup>2</sup> data <sup>3</sup>	(addr) <sup>2</sup> pdata <sup>3</sup>		
GSR=C	Global	Set Res	et sign	al							
INIT=V	Value s	pecifie	d by th	e INIT a	ttribute fo	r data me	emory. E	Default is all	zeros.		
SRVAL	_=Valu	e after	assertio	on of SSI	R as specifi	ied by the	e SRVAL	attribute.			
addr=I	RAM a	ddress									
RAM(a	addr)=	RAM c	ontents	s at addr	ess ADDR						
data=R	AM ir	nput da	ta.								
pdata=	RAM	parity	data.								
<sup>1</sup> WRIT	E_MO	DE=N	D_CHA	NGE							
<sup>2</sup> WRIT	E_MO	DE=RE	EAD_FI	RST							
3WRIT	E_MO	DE=W	RITE_F	IRST							

### Initialization

### Initializing Memory Contents

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16 is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

Any INIT\_xx or INITP\_xx attribute that is not specified is configured as zeros. Partial Strings are padded with zeros to the left.

### Initializing the Output Register

In Spartan®-3A and above devices, each bit in the output register can be initialized at power on to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Two types of properties control initialization of the output register for a single-port RAMB16: INIT and SRVAL. The INIT attribute specifies the output register value at power on. You can use the SRVAL attribute to define the state resulting from assertion of the SSR (set/reset) input.

The INIT and SRVAL attributes specify the initialization value as a hexadecimal String containing one bit for each bit in the output port. For example, for a RAMB16\_S1 with port width equal to 1, the output register contains 1 bit. Therefore, the INIT or SRVAL value can only be specified as a 1 or 0. For RAMB16\_S4 with port width equal to 4, the output register contains 4 bits. In this case, you can specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT or SRVAL value.

#### Selecting Write Mode

The WRITE\_MODE attribute controls RAMB16 memory and output contents. By default, the WRITE\_MODE is set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the WRITE\_MODE to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the WRITE\_MODE to NO\_CHANGE to have the input written to memory without changing the output.

# **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary/ Hexadecimal	Any Hex Value	All zeros	Identifies the initial value of the DO output port after completing configuration. The bit width is dependent on the width of the A or B port of the RAM.
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the data portion of the RAM array.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SRVAL	Binary/ Hexadecimal	Any Hex Value	All zeros	Allows the individual selection of whether the DO output port sets (go to a one) or reset (go to a zero) upon the assertion of the SSR pin. The bit width is dependent on the width of the A or B port of the RAM.
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_FIRST"	Specifies the behavior of the DO port upon a write command to the respected port. If set to "WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and wont update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

### For More Information

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# RAMB16\_S4\_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 18-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

# Logic Table

Truth Table A

Input	S							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
GSR=C	Global S	Set Reset	•								
INIT_4	A=Valu	e specifi	ed by t	he INIT	_A attribu	te for o	output r	egister. Default	is all zeros.		
SRVAI	_A=reg	gister va	lue.								

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

<sup>1</sup>WRITE\_MODE\_A=NO\_CHANGE.

<sup>2</sup>WRITE\_MODE\_A=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_A=WRITE\_FIRST.

Truth Table B

Input	S							Outputs			
GSR	ENB	SSRB	WEB	CLKE	ADDRE	<b>DIB</b>	DIPB	DOB	DOPB	RAM Cont	ents
									•	Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
		Set Reset		- INIT I	3 attribut	e for o	itout rea	gisters. Default is	all zeros		-
		jister val	5		Jatinbat		input ici	Sisters. Delaut is	o un zeros.		
	RAM ac		uci								
RAM(	addr)=R	RAM cor	itents at	addres	s ADDR.						
	,	put data									
	-	oarity da									
-	-	DE_B=N		NGE.							
				DOT							

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S4_S18	4096 x 4	-	(11:0)	(3:0)	-	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
<sup>1</sup> Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

### Start=((ADDR port+1)\*(Widthport)) -1

End=(ADDRport)\*(Widthport)

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	76	55	4	3	2	1	)
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1	1	0	_
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1								0						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	х	No Change	Х	No Change	DIB	DIPB
1	1	1	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	$\uparrow$	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

### **Design Entry Method**

This design element can be used in schematics.

## **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAMB16\_S4\_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit Ports



# Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

# Logic Table

Truth Table A

Input	s							Outputs					
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents		
										Data RAM	Parity RAM		
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change		
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change No Change			
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change		
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata		
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change		
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata		

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

Input	S							Outputs				
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents	
	Data RAM Parity RAM										Parity RAM	
<sup>1</sup> WRIT	<sup>1</sup> WRITE_MODE_A=NO_CHANGE.											
<sup>2</sup> WRIT	E_MOI	DE_A=R	EAD_I	FIRST.								
<sup>3</sup> WRIT	E_MOI	DE_A=W	/RITE_	FIRST.								



Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE		<b>B</b> DIB	DIPB	DOB	DOPB	RAM Cont	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr =>pdata
INIT_I SRVAI	B=Value	ister val	d by the	e INIT_l	3 attribute	e for o	utput reg	gisters. Default i	s all zeros.		
RAM(	addr)=F	RAM cor	itents at	addres	s ADDR.						
data=F	RAM in	put data	•								
pdata=	=RAM p	oarity da	ta.								
<sup>1</sup> WRIT	TE_MOI	DE_B=N	O_CHA	NGE.							
<sup>2</sup> WRIT	TE_MOI	DE_B=RI	EAD_FI	RST.							

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A						Port B				
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S4_S4	4096 x 4	-	(11:0)	(3:0)	-	4096 x 4	-	(11:0)	(3:0)	-
<sup>1</sup> Depth x Width	-	-			-	-		-		-

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.



The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	lre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' e	5 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3		2		1		0	
4	4096	<	7				6				5				4				3				2			1				0			
8	2048	<	3								2								1							C	)						
16	1024	<	1																0														
32	512	<	0																														_

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	Ŷ	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	1	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

# **Design Entry Method**

This design element can be used in schematics.

### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.


Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
	"F	"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

## For More Information

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAMB16\_S4\_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 9-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

# Logic Table

Truth Table A

Input	s							Outputs			
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change
0	1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata

GSR=Global Set Reset.

INIT\_A=Value specified by the INIT\_A attribute for output register. Default is all zeros.

SRVAL\_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

Input	S							Outputs						
GSR	SR ENA SSRA WEA CLKA ADDRA DIA DIPA DOA DOPA										ents			
										Data RAM	Parity RAM			
data=F	RAM in	put data												
pdata=	data=RAM input data. pdata=RAM parity data.													
<sup>1</sup> WRIT	E_MO	DE_A=N	O_CH	ANGE.										
<sup>2</sup> WRIT	WRITE_MODE_A=READ_FIRST.													
<sup>3</sup> WRIT	E_MO	DE_A=W	RITE_	FIRST.										



Truth Table B

Input	s							Outputs			
GSR	ENB	SSRB	WEB	CLKE		B DIB	DIPB	DOB	DOPB	RAM Cont	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	↑	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	1	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
		et Reset	•		2 attribut	- for or	through the	gisters. Default is			
		ister val	5		5 attribut	e for ot	ilput reş	gisters. Default is	s all zeros.		
	RAM ac		ue.								
			itents at	addres	s ADDR.						
		put data		audico	JIDDR.						
		parity da									
1	1	DE_B=N		NCF							
	_	_	_								
-vv KII	E_MOI	DE_B=RI	LAD_FI	K51.							

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

### **Port Descriptions**

Port A			Port B							
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S4_S9	4096 x 4	-	(11:0)	(3:0)	-	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
<sup>1</sup> Depth x Width	-		-		-	-		-		-

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.



The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

### End=(ADDRport)\*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Width	Port [	Data /	Ado	lre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' e	5 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3		2		1		0	
4	4096	<	7				6				5				4				3				2			1				0			
8	2048	<	3								2								1							C	)						
16	1024	<	1																0														
32	512	<	0																														_

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	↑	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

# **Design Entry Method**

This design element can be used in schematics.


Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY",	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		"GENERATE_X_ ONLY", "NONE"		<ul> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> </ul>
				<ul> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> </ul>
				<ul> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> </ul>
				<ul> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.

Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# RAMB16\_S9

Primitive: 16K-bit Data and 2K-bit Parity Single-Port Synchronous Block RAM with 9-bit Port



#### Introduction

This design element is a dedicated random access memory block with synchronous write capability. The block RAM port has 16384 bits of data memory. The cell configuration for this element is listed in the following table.

Data Cells		Parity Cells							
Depth	Width	Depth	Width	Address Bus	Data Bus	Parity Bus			
2048	8	2048	1	(10:0)	(7:0)	(0:0)			

The enable EN pin controls read, write, and reset. When EN is Low, no data is written and the outputs (DO and DOP) retain the last state. When EN is High and reset (SSR) is High, DO and DOP are set to SRVAL during the Low-to-High clock (CLK) transition; if write enable (WE) is High, the memory contents reflect the data at DI and DIP. When EN is High and WE is Low, the data stored in the RAM address (ADDR) is read during the Low-to-High clock transition. By default, WRITE\_MODE=WRITE\_FIRST, when EN and WE are High, the data on the data inputs (DI and DIP) is loaded into the word selected by the write address (ADDR) during the Low-to-High clock transition and the data outputs (DO and DOP) reflect the selected (addressed) word.

The above description assumes an active High EN, WE, SSR, and CLK. However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

# Logic Table

Inputs	Inputs								Outputs				
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conter	nts		
										Data RAM	Parity RAM		
1	Х	Х	Х	Х	Х	Х	Х	INIT	INIT	No Change	No Change		
0	0	Х	Х	Х	Х	х	Х	No Change	No Change	No Change	No Change		
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL	SRVAL	No Change	No Change		
0	1	1	1	↑	addr	data	pdata	SRVAL	SRVAL	RAM(addr) =>data	RAM(addr) =>pdata		
0	1	0	0	↑	addr	х	Х	RAM (addr)	RAM (addr)	No Change	No Change		
0	1	0	1	Ŷ	addr	data	pdata	No Change <sup>1</sup> RAM	No Change <sup>1</sup> RAM	RAM (addr)=>data	RAM (addr)=>pdata		

#### Send Feedback 580

Inputs								Outputs						
GSR	EN	SSR	WE	CLK	ADDR	DI	DIP	DO	DOP	RAM Conte	nts			
										Data RAM	Parity RAM			
								(addr) <sup>2</sup> data <sup>3</sup>	(addr) <sup>2</sup> pdata <sup>3</sup>					
GSR=C	Global	Set Res	et sign	al										
INIT=V	Value s	pecifie	d by th	e INIT a	ttribute fo	r data me	emory. E	Default is all	zeros.					
SRVAL	L=Valu	e after	assertio	on of SSI	R as specif	ied by the	e SRVAL	attribute.						
addr=I	RAM a	ddress												
RAM(a	addr)=	RAM c	ontents	s at addr	ess ADDF									
data=R	RAM ir	nput da	ıta.											
pdata=	RAM	parity	data.											
<sup>1</sup> WRIT	E_MO	DE=N	O_CHA	ANGE										
<sup>2</sup> WRIT	E_MO	DE=RE	EAD_FI	RST										
3WRIT	E_MO	DE=W	RITE_F	IRST										

#### Initialization

#### Initializing Memory Contents

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16 is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP\_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP\_00 through INITP\_07) of 64 hex values for a total of 2048 bits.

Any INIT\_xx or INITP\_xx attribute that is not specified is configured as zeros. Partial Strings are padded with zeros to the left.

#### Initializing the Output Register

In Spartan®-3A and above devices, each bit in the output register can be initialized at power on to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Two types of properties control initialization of the output register for a single-port RAMB16: INIT and SRVAL. The INIT attribute specifies the output register value at power on. You can use the SRVAL attribute to define the state resulting from assertion of the SSR (set/reset) input.

The INIT and SRVAL attributes specify the initialization value as a hexadecimal String containing one bit for each bit in the output port. For example, for a RAMB16\_S1 with port width equal to 1, the output register contains 1 bit. Therefore, the INIT or SRVAL value can only be specified as a 1 or 0. For RAMB16\_S4 with port width equal to 4, the output register contains 4 bits. In this case, you can specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT or SRVAL value.

#### Selecting Write Mode

The WRITE\_MODE attribute controls RAMB16 memory and output contents. By default, the WRITE\_MODE is set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the WRITE\_MODE to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the WRITE\_MODE to NO\_CHANGE to have the input written to memory without changing the output.

# **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Binary/ Hexadecimal	Any Hex Value	All zeros	Identifies the initial value of the DO output port after completing configuration. The bit width is dependent on the width of the A or B port of the RAM.
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the data portion of the RAM array.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any Hex Value	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SRVAL	Binary/ Hexadecimal	Any Hex Value	All zeros	Allows the individual selection of whether the DO output port sets (go to a one) or reset (go to a zero) upon the assertion of the SSR pin. The bit width is dependent on the width of the A or B port of the RAM.
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_FIRST"	Specifies the behavior of the DO port upon a write command to the respected port. If set to "WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and wont update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16\_S9\_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit Ports



## Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36 bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed in the "Port Descriptions" section.

# Logic Table

Truth Table A

<b>GSR EN</b> 1 X 0 0	X	WEA	CLKA		DIA	DIPA		0004				
	X				A WEA CLKA ADDRA DIA DIPA DOA DOPA					RAM Contents		
	Х					-			Data RAM	Parity RAM		
0 0		Х	Х	Х	Х	Х	INIT_A	INIT_A	No Change	No Change		
с 0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change		
0 1	1	0	$\uparrow$	Х	Х	Х	SRVAL_A	SRVAL_A	No Change	No Change		
0 1	1	1	Ŷ	addr	data	pdata	SRVAL_A	SRVAL_A	RAM(addr) =>data	RAM(addr) =>pdata		
0 1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change		
0 1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata		

SRVAL\_A=register value.

Input	S							Outputs	5		
GSR	ENA	SSRA	WEA	CLKA		DIA	DIPA	DOA	DOPA	RAM Conte	ents
										Data RAM	Parity RAM
addr=	RAM a	ddress.									
RAM(	addr)=l	RAM coi	ntents a	at addre	ss ADDR						
data=I	RAM in	put data	1.								
pdata=	RAM ]	parity da	ata.								
<sup>1</sup> WRI7	TE_MO	DE_A=N	IO_CH	ANGE.							
<sup>2</sup> WRI7	TE_MO	DE_A=R	EAD_F	FIRST.							
<sup>3</sup> WRI7	TE_MO	DE_A=V	VRITE_	FIRST.							

Truth Table B

Inputs	6							Outputs			
GSR	ENB	SSRB	WEB	CLKE		B DIB	DIPB	DOB	DOPB	RAM Conte	ents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0	$\uparrow$	Х	Х	Х	SRVAL_B	SRVAL_B	No Change	No Change
0	1	1	1	$\uparrow$	addr	data	pdata	SRVAL_B	SRVAL_B	RAM(addr) =>data	RAM(addr) =>pdata
0	1	0	0	$\uparrow$	addr	Х	Х	RAM(addr)	RAM(addr)	No Change	No Change
0	1	0	1	↑	addr	data	pdata	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , data <sup>3</sup>	No Change <sup>1</sup> , RAM(addr) <sup>2</sup> , pdata <sup>3</sup>	RAM(addr) =>data	RAM(addr) =>pdata
INIT_E	8=Value	et Reset specifie ister val	d by the	e INIT_I	3 attribute	e for ou	ıtput reş	gisters. Default is	all zeros.		
addr=F	RAM ad	ldress.									
RAM(a	addr)=R	AM con	tents at	addres	s ADDR.						
data=R	AM inj	out data	•								
pdata=	RAM p	arity da	ta.								
<sup>1</sup> WRIT	E_MOI	DE_B=N	O_CHA	NGE.							

<sup>2</sup>WRITE\_MODE\_B=READ\_FIRST.

<sup>3</sup>WRITE\_MODE\_B=WRITE\_FIRST.

#### **Port Descriptions**

Port A					Port B					
Design Element	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus	Data Cells <sup>1</sup>	Parity Cells <sup>1</sup>	Address Bus	s Data Bus	Parity Bus
RAMB16_S9_S9	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
<sup>1</sup> Depth x Width	-	-			-	-				

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL\_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_A=WRITE\_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL\_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE\_MODE\_B=WRITE\_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

#### Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the Port Address Mapping for Data table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in Port Address Mapping for Parity table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)\*(Widthport)) -1

#### End=(ADDRport)\*(Widthport)

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

The following tables show address mapping for each port width.

Port Address Mapping for Data

Data Width	Port D	Data /	Ado	dre	sse	es																											
1	16384	<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4		3	2		1		0	
4	4096	<	7				6				5				4				3				2				1			0			
8	2048	<	3								2								1								0						
16	1024	<	1																0														
32	512	<	0																														

Port Address Mapping for Parity

Parity Width	Port	Parity	Addre	sses						
1	2048	<	3			2		1		0
2	1024	<	1					0		
4	512	<	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT\_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16\_Sm\_Sn is set by 64 initialization attributes (INIT\_00 through INIT\_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP 00 through INITP 07) of 64 hex values for a total of 2048 bits.

If any INIT\_xx or INITP\_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.



Initializing the Output Register of a Dual-Port RAMB16

In Spartan®-3A and above devices, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B. The INIT\_A attribute specifies the output register value at power on for Port A and the INIT\_B attribute specifies the value for Port B. You can use the SRVAL\_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL\_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT\_A, INIT\_B, SRVAL\_A, and SRVAL\_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16\_S1\_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT\_A or SRVAL\_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT\_B or SRVAL\_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT\_A, INIT\_B, SRVAL\_A, or SRVAL\_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

#### Write Mode Selection

The WRITE\_MODE\_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE\_MODE\_B attribute does the same for Port B. By default, both WRITE\_MODE\_A and WRITE\_MODE\_B are set to WRITE\_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ\_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO\_CHANGE to have the input written to memory without changing the output. The Port A and Port B Conflict Resolution section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

#### Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM<sup>TM</sup> is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE\_MODE\_A and WRITE\_MODE\_B settings.

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	Х	No Change	Х	No Change	DIB	DIPB
1	1	1	1	DIA	DIB	DIPA	DIPB	No Change	No Change	No Change	No Change	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=NO\_CHANGE

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	$\uparrow$	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Х	Х

WRITE\_MODE\_A= WRITE\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	DIA	Х	DIPA	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	Х	Х	Х	Х	Х

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=READ\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	↑	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIB	DIPB

WRITE\_MODE\_A=NO\_CHANGE and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	Ŷ	↑	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	Ŷ	Ŷ	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	DIA	DIPA
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	↑	↑	DIA	DIB	DIPA	DIPB	No Change	Х	No Change	Х	Х	Х

WRITE\_MODE\_A=READ\_FIRST and WRITE\_MODE\_B=WRITE\_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Change	No Change
1	0	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIB	DIPB
1	1	$\uparrow$	$\uparrow$	DIA	DIB	DIPA	DIPB	Х	DIB	Х	DIPB	DIA	DIPA

# **Design Entry Method**

This design element can be used in schematics.


Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOA output port after completing configuration. For Type, the bit width is dependent on the width of the A port of the RAM.
INIT_B	Binary/ Hexadecimal	Any	All zeros	Specifies the initial value of the DOB output port after completing configuration. For Type, the bit width is dependent on the width of the B port of the RAM.
INITP_00 to INITP_07	Binary/ Hexadecimal	Any	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>"ALL" - Warning produced and affected outputs/memory location go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOA output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM. Default is all bits reset.
SRVAL_B	Binary/ Hexadecimal	Any	All zeros	Sets on a per-bit basis whether the DOB output port sets (goes to a one) or resets (goes to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM. Default is all bits reset.

Attribute	Data Type	Allowed Values	Default	Description
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOA port upon a write command to the port.
"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.		
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
		<ul> <li>"NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.</li> </ul>		
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_ FIRST"	Specifies the behavior of the DOB port upon a write command to the port.
		"NO_CHANGE"		• "WRITE_FIRST" - the same port that is written to displays the contents of the written data to the outputs upon completion of the operation.
				• "READ_FIRST" - displays the prior contents of the RAM to the output port prior to writing the new data.
				• "NO_CHANGE" - keeps the previous value on the output port and does not update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# RAMB16BWE

Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM



## Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.

## **Port Descriptions**

Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.

Port	Direction	Width	Function
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.
CLKA, CLKB	Input	1	Port A/B clock input.

# **Design Entry Method**

This design element can be used in schematics.

This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]

Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.


# Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A, DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, or 36	0	Specifies the configurable data width for Ports A and B.
INIT_A, INIT_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the initial value on the Port B output after configuration.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY" or "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>ALL - Warning produced and affected outputs/memory location go unknown (X).</li> <li>WARNING_ONLY - Warning produced and affected outputs/memory retain last value.</li> <li>GENERATE_X_ONLY - No warning. However, affected outputs/memory go unknown (X).</li> <li>NONE - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis</i> <i>and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A, SRVAL_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the output value of Port B upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE_A, WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>WRITE_FIRST - written value appears on output port of the RAM.</li> <li>READ_FIRST - previous RAM contents for that memory location appear on the output port.</li> <li>NO_CHANGE - previous value on the output port remains the same.</li> </ul>
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the <u>Spartan-3A FPGA Family Data Sheet (DS529)</u>.

# RAMB16BWE\_S18

Primitive: 1k x 16 + 2 Parity bits Single-Port byte-wide write RAM



## Introduction


This design element is a 18-bit wide by 1024 deep single-port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. This configuration allows byte-enabled write operations. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.

## **Port Descriptions**

Port	Direction	Width	Function
DO	Output	16	Port A/B data output bus.
DOP	Output	2	Parity output bus.
DI	Input	16	Data input bus.
DIP	Input	2	Parity input bus.
ADDR	Input	10	Address input bus. MSB always exists on ADDR while the LSB is determined by the settings for DATA_WIDTH.
WE	Input	2	Byte-wide write enable.
EN	Input	1	Port enable
SSR	Input	1	Output registers synchronous reset.
CLK	Input	1	Clock input.

# **Design Entry Method**

This design element can be used in schematics.



This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]

Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.


Attribute	Data Type	Allowed Values	Default	Description	
INIT	Hexadecimal	Any 18-Bit Value	All zeros	Specifies the initial value on the output port after configuration.	
SRVAL	Hexadecimal	Any 18-Bit Value	All zeros	Specifies the output value upon the assertion of the synchronous reset (SSRB) signal.	
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>•WRITE_FIRST - written value appears on output port of the RAM.</li> <li>•READ_FIRST - previous RAM contents for that memory location appear on the output port.</li> <li>•NO_CHANGE - previous value on the output port remains the same.</li> </ul>	

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16BWE\_S18\_S18

Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 18-bit Ports



#### Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.



Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.
CLKA, CLKB	Input	1	Port A/B clock input.

#### **Port Descriptions**

## **Design Entry Method**

This design element can be used in schematics.

This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]


Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.

Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A, DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, or 36	0	Specifies the configurable data width for Ports A and B.
INIT_A, INIT_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the initial value on the Port B output after configuration.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY" or "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>ALL - Warning produced and affected outputs/memory location go unknown (X).</li> <li>WARNING_ONLY - Warning produced and affected outputs/memory retain last value.</li> <li>GENERATE_X_ONLY - No warning. However, affected outputs/memory go unknown (X).</li> <li>NONE - No warning and affected outputs/memory retain last value.</li> <li>NONE - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A, SRVAL_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the output value of Port B upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE_A, WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>WRITE_FIRST - written value appears on output port of the RAM.</li> <li>READ_FIRST - previous RAM contents for that memory location appear on the output port.</li> <li>NO_CHANGE - previous value on the output port remains the same.</li> </ul>
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# RAMB16BWE\_S18\_S9

Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 18-bit and 9-bit Ports



#### Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.

## **Port Descriptions**

Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.
CLKA, CLKB	Input	1	Port A/B clock input.

## **Design Entry Method**

This design element can be used in schematics.



This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]

Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.

Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A, DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, or 36	0	Specifies the configurable data width for Ports A and B.
INIT_A, INIT_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the initial value on the Port B output after configuration.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY" or "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>ALL - Warning produced and affected outputs/memory location go unknown (X).</li> <li>WARNING_ONLY - Warning produced and affected outputs/memory retain last value.</li> </ul>


Attribute	Data Type	Allowed Values	Default	Description
				• GENERATE_X_ONLY - No warning. However, affected outputs/memory go unknown (X).
				NONE - No warning and affected outputs/memory retain last value.
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A, SRVAL_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the output value of Port B upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE_A, WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", or	"WRITE_ FIRST"	Specifies output behavior of the port being written to:
		"NO_CHANGE"		• WRITE_FIRST - written value appears on output port of the RAM.
				• READ_FIRST - previous RAM contents for that memory location appear on the output port.
				<ul> <li>NO_CHANGE - previous value on the output port remains the same.</li> </ul>
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# RAMB16BWE\_S36

Primitive: 512 x 32 + 4 Parity bits Single-Port byte-wide write RAM



## Introduction

This design element is a 36-bit wide by 512 deep single-port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. This configuration allows byte-enabled write operations. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.

#### **Port Descriptions**

Port	Direction	Width	Function	
DO	Output	32	Port A/B data output bus.	
DOP	Output	4	Parity output bus.	
DI	Input	32	Data input bus.	
DIP	Input	4	Parity input bus.	
ADDR	Input	9	Address input bus. MSB always exists on ADDR while the LSB is determined by the settings for DATA_WIDTH.	
WE	Input4	4	Byte-wide write enable.	
EN	Input	1	Port enable	
SSR	Input	1	Output registers synchronous reset.	
CLK	Input	1	Clock input.	

# **Design Entry Method**

This design element can be used in schematics.



This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]

Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.


Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 18-Bit Value	All zeros	Specifies the initial value on the output port after configuration.
SRVAL	Hexadecimal	Any 18-Bit Value	All zeros	Specifies the output value upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE	String	"WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"	"WRITE_ FIRST"	Specifies output behavior of the port being written to:
				• •WRITE_FIRST - written value appears on output port of the RAM.
				• •READ_FIRST - previous RAM contents for that memory location appear on the output port.
				• •NO_CHANGE - previous value on the output port remains the same.

Attribute	Data Type	Allowed Values	Default	Description
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16BWE\_S36\_S18

Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit and 18-bit Ports



#### Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.



Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.
CLKA, CLKB	Input	1	Port A/B clock input.

#### **Port Descriptions**

## **Design Entry Method**

This design element can be used in schematics.

This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]


Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.

Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A, DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, or 36	0	Specifies the configurable data width for Ports A and B.
INIT_A, INIT_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the initial value on the Port B output after configuration.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY" or "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>ALL - Warning produced and affected outputs/memory location go unknown (X).</li> <li>WARNING_ONLY - Warning produced and affected outputs/memory retain last value.</li> <li>GENERATE_X_ONLY - No warning. However, affected outputs/memory go unknown (X).</li> <li>NONE - No warning and affected outputs/memory retain last value.</li> <li>Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis</i> <i>and Simulation Design Guide</i> for more information.</li> </ul>
SRVAL_A, SRVAL_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the output value of Port B upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE_A, WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"	"WRITE_ FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>WRITE_FIRST - written value appears on output port of the RAM.</li> <li>READ_FIRST - previous RAM contents for that memory location appear on the output port.</li> <li>NO_CHANGE - previous value on the output port remains the same.</li> </ul>
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# RAMB16BWE\_S36\_S36

Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit Ports



## Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.



Port	Direction	Width	Function	
DOA, DOB	Output	32	Port A/B data output bus.	
DOPA, DOPB	Output	4	Port A/B parity output bus.	
DIA, DIB	Input	32	Port A/B data input bus.	
DIPA, DIPB	Input	4	Port A/B parity input bus.	
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.	
WEA, WEB	Input	4	Port A/B byte-wide write enable.	
ENA, ENB	Input	1	Port A/B enable	
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.	
CLKA, CLKB	Input	1	Port A/B clock input.	

#### **Port Descriptions**

## **Design Entry Method**

This design element can be used in schematics.

This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]


Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# RAMB16BWE\_S36\_S9

Primitive: 16K-bit Data and 2K-bit Parity Synchronous Dual Port Block RAM with 36-bit and 9-bit Ports



#### Introduction

This design element can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B may operate fully independently and asynchronously to each other accessing the same memory array. When configured in the wider data width modes, byte-enable write operations are possible. This block RAM memory offers fast and flexible storage of large amounts of on-chip data.

#### **Port Descriptions**

Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B while the LSB is determined by the settings for DATA_WIDTH_A/B.
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable
SSRA, SSRB	Input	1	Port A/B output registers synchronous reset.
CLKA, CLKB	Input	1	Port A/B clock input.

#### **Design Entry Method**

This design element can be used in schematics.



This element can be inferred by most synthesis tools by properly describing the RAM behavior in standard RTL code (consult synthesis tool documentation for details). Alternatively, CORE Generator<sup>™</sup> can also create the desired macro for this RAM. If it is desired to have more control over the implementation or placement of this component, it may also be directly instantiated. To instantiate this component, use the HDL templates in the ISE® software or the instantiation template below and paste into your code. Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation and the SSRA/SSRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. Refer to the DATA\_WIDTH table below for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting as the necessary connections for these signals change based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH values for either Port A or Port B:

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections	DO, DOP Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal	DO[0]
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal	DO[1:0]
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal	DO[3:0]
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal	DO[7:0], DOP[0]
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1]	DO[15:0], DOP[1:0]
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.	DO[31:0], DOP[3:0]

Alternatively, the prior RAMB16\_Sm\_Sn design elements can be instantiated if a byte-enable operation is not necessary. Also, new convenience macros called RAMB16BWE\_Sm\_Sn are provided to allow for easier instantiation of this RAM with byte-enable operation. If either of these components is used, the software automatically re-targets it to a properly configured RAMB16BWE component.

#### **Available Attributes**


Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A, DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, or 36	0	Specifies the configurable data width for Ports A and B.
INIT_A, INIT_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the initial value on the Port B output after configuration.
SIM_COLLISION_ CHECK	String	"ALL", "WARNING_ ONLY", "GENERATE_X_ ONLY" or "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:</li> <li>ALL - Warning produced and affected outputs/memory location go unknown (X).</li> <li>WARNING_ONLY - Warning produced and affected outputs/memory retain last value.</li> </ul>

Attribute	Data Type	Allowed Values	Default	Description
				• GENERATE_X_ONLY - No warning. However, affected outputs/memory go unknown (X).
				• NONE - No warning and affected outputs/memory retain last value.
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL_A, SRVAL_B	Hexadecimal	Any 36-Bit Value	All zeros	Specifies the output value of Port B upon the assertion of the synchronous reset (SSRB) signal.
WRITE_MODE_A, WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", or	"WRITE_ FIRST"	Specifies output behavior of the port being written to:
		"NO_CHANGE"		• WRITE_FIRST - written value appears on output port of the RAM.
				• READ_FIRST - previous RAM contents for that memory location appear on the output port.
				• NO_CHANGE - previous value on the output port remains the same.
INIT_00 to INIT_3F	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 16kb data memory array.
INITP_00 to INITP_07	Hexadecimal	Any 256-Bit Value	All zeros	Allows specification of the initial contents of the 2kb parity data memory array.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# **RAMB16BWER**

Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers



### Introduction

This design element contains several block RAM memories that can be configured as general-purpose 16kb data + 2kb parity RAM/ROM memories. These block RAM memories offer fast and flexible storage of large amounts of on-chip data. This component can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep, single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B can operate fully independently and asynchronously to each other, accessing the same memory array. When these ports are configured in the wider data width modes, byte-enable write operations are possible. This RAM also offers a configurable output register that can be enabled to improve clock-to-out times of the RAM while incurring an extra clock cycle of latency during the read operation.

### **Port Descriptions**

The following table shows the necessary input and output connections for the variable input ports for each DATA\_WIDTH value for either Port A or Port B.

DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal.
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal.
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal.
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal.
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1].
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.

Alternatively, the older RAMB16\_Sm\_Sn and RAMB16BWER\_Sm\_Sn elements can be instantiated if the output registers are not necessary. If any of these components are used, the software will automatically retarget them to a properly configured RAMB16BWER element.

Port	Direction	Width	Function	
ADDRA[13:0]	Input	14	Port A address input bus. MSB always exists on ADDRA[13] while the LSB is determined by the settings for DATA_WIDTH_A	
ADDRB[13:0]	Input	14	Port B address input bus. MSB always exists on ADDRB[13] while the LSB is determined by the settings for DATA_WIDTH_H	
CLKA	Input	1	Port A clock input.	
CLKB	Input	1	Port B clock input.	
DIA[31:0]	Input	32	Port A data input bus.	
DIB[31:0]	Input	32	Port B data input bus.	
DIPA[3:0]	Input	4	Port A parity input bus.	
DIPB[3:0]	Input	4	Port B parity input bus.	
DOA[31:0]	Output	32	Port A data output bus.	
DOB[31:0]	Output	32	Port B data output bus.	
DOPA[3:0]	Output	4	Port A parity output bus.	
DOPB[3:0]	Output	4	Port B parity output bus.	
ENA	Input	1	Port A enable.	
ENB	Input	1	Port B enable.	
REGCEA	Input	1	Output register clock enable.	
REGCEB	Input	1	Output register clock enable.	
RSTA	Input	1	Port A output registers set/reset. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.	
RSTB	Input	1	Port B output registers set/reset. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.	
WEA[3:0]	Input	4	Port A byte-wide write enable.	
WEB[3:0]	Input	4	Port B byte-wide write enable.	

#### **Design Entry Method**

This design element can be used in schematics.

Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation, and the SRA/SRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. REGCEA and REGCEB must be tied to the proper output register clock enable, or a logic one if the respective DOA\_REG or DOB\_REG attribute is set to 1. If DOA\_REG is set to 0, then REGCEA and REGCEB must be set to a logic 0.

Refer to the DATA\_WIDTH column in the "Port Description" table (above) for the necessary data input, data output, write enable and address connection information for each DATA\_WIDTH setting, since the necessary connections for these signals change, based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.

Attribute	Data Type	Allowed Values	Default	Description
DATA_WIDTH_A	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for port A. Need not equal the width for port B.
DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for port B. Need not equal the width for port A.
DOA_REG	Integer	0, 1	0	Set to 1 to use the A port output registers.
DOB_REG	Integer	0, 1	0	Set to 1 to use the B port output registers.
INIT_A	Hexa- decimal	36'h000000000 to 36'hfffffff	All zeros	Specifies the initial value on the port A output after configuration.
INIT_B	Hexa- decimal	36'h000000000 to 36'hfffffff	All zeros	Specifies the initial value on the Port B output after configuration.
INIT_FILE	String	String representing file name and location	NONE	File name of file used to specify initial RAM contents.
INIT_00 to INIT_3F	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 16 kb data memory array.
INITP_01 to INITP_07	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 2 kb parity data memory array.
RSTTYPE	String	"SYNC", "ASYNC"	"SYNC"	Selects whether the RAM outputs should have a synchronous or asynchronous reset capability. Due to improved timing and circuit stability, it is recommended to always have this set to "SYNC" unless an asynchronous reset is absolutely necessary.
SIM_COLLISION_ CHECK	String	"ALL", "GENERATE_X_ ONLY", "WARNING_ ONLY", "NONE"	"ALL"	<ul> <li>Allows modification of the simulation behavior so that if a memory collision occurs:</li> <li>"ALL" - Warning produced and affected outputs/memory go unknown (X).</li> <li>"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.</li> <li>"GENERATE_X_ONLY" - No warning, but affected outputs/memory go unknown (X).</li> <li>"NONE" - No warning and affected outputs/memory retain last value.</li> </ul>


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
				<b>Note</b> Setting this to a value other than "ALL" can allow problems in the design to go unnoticed during simulation. Care should be taken when changing the value of this attribute.
SRVAL_A	Hexa- decimal	36'h000000000 to 36'hfffffff	All zeros	Specifies the output value of Port A upon the assertion of the reset (RSTA) signal.
SRVAL_B	Hexa- decimal	36'h000000000 to 36'hfffffff	All zeros	Specifies the output value of Port B upon the assertion of the reset (RSTB) signal.
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>"WRITE_FIRST" - Written value appears on output port of the RAM.</li> <li>"READ_FIRST" - Previous RAM contents for that memory location appear on the output port.</li> <li>"NO_CHANGE" - Previous value on the output port remains the same.</li> </ul>
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_FIRST"	<ul> <li>Specifies output behavior of the port being written to:</li> <li>"WRITE_FIRST" - Written value appears on output port of the RAM.</li> <li>"READ_FIRST" - Previous RAM contents for that memory location appear on the output port.</li> <li>"NO_CHANGE" - Previous value on the output port remains the same.</li> </ul>

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **ROM128X1**

Primitive: 128-Deep by 1-Wide ROM



#### Introduction

This design element is a 128-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 7-bit address (A6:A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 32 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. An error occurs if the INIT=value is not specified.

Input			Output	
10	11	12	13	0
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

### Logic Table

#### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 128-Bit Value	All zeros	Specifies the contents of the ROM.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ROM16X1





#### Introduction

This design element is a 16-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 4-bit address (A3:A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of four hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. For example, the INIT=10A7 parameter produces the data stream: 0001 0000 1010 0111 An error occurs if the INIT=value is not specified.

Input		Output			
10	11	12	13	0	
0	0	0	0	INIT(0)	
0	0	0	1	INIT(1)	
0	0	1	0	INIT(2)	
0	0	1	1	INIT(3)	
0	1	0	0	INIT(4)	
0	1	0	1	INIT(5)	
0	1	1	0	INIT(6)	
0	1	1	1	INIT(7)	
1	0	0	0	INIT(8)	
1	0	0	1	INIT(9)	
1	0	1	0	INIT(10)	
1	0	1	1	INIT(11)	
1	1	0	0	INIT(12)	
1	1	0	1	INIT(13)	
1	1	1	0	INIT(14)	
1	1	1	1	INIT(15)	

#### Logic Table

#### **Design Entry Method**

This design element can be used in schematics.




#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies the contents of the ROM.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## **ROM256X1**

Primitive: 256-Deep by 1-Wide ROM



#### Introduction

This design element is a 256-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 8-bit address (A7:A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 64 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H.

An error occurs if the INIT=value is not specified.

Input			Output		
10	11	12	13	0	
0	0	0	0	INIT(0)	
0	0	0	1	INIT(1)	
0	0	1	0	INIT(2)	
0	0	1	1	INIT(3)	
0	1	0	0	INIT(4)	
0	1	0	1	INIT(5)	
0	1	1	0	INIT(6)	
0	1	1	1	INIT(7)	
1	0	0	0	INIT(8)	
1	0	0	1	INIT(9)	
1	0	1	0	INIT(10)	
1	0	1	1	INIT(11)	
1	1	0	0	INIT(12)	
1	1	0	1	INIT(13)	
1	1	1	0	INIT(14)	
1	1	1	1	INIT(15)	

#### Logic Table

### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 256-Bit Value	All zeros	Specifies the contents of the ROM.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ROM32X1

Primitive: 32-Deep by 1-Wide ROM



### Introduction

This design element is a 32-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 5-bit address (A4:A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of eight hexadecimal digits that are written into the ROM from the most-significant digit A=1FH to the least-significant digit A=00H.

For example, the INIT=10A78F39 parameter produces the data stream: 0001 0000 1010 0111 1000 1111 0011 1001. An error occurs if the INIT=value is not specified.

Input		Output			
10	l1	12	13	0	
0	0	0	0	INIT(0)	
0	0	0	1	INIT(1)	
0	0	1	0	INIT(2)	
0	0	1	1	INIT(3)	
0	1	0	0	INIT(4)	
0	1	0	1	INIT(5)	
0	1	1	0	INIT(6)	
0	1	1	1	INIT(7)	
1	0	0	0	INIT(8)	
1	0	0	1	INIT(9)	
1	0	1	0	INIT(10)	
1	0	1	1	INIT(11)	
1	1	0	0	INIT(12)	
1	1	0	1	INIT(13)	
1	1	1	0	INIT(14)	
1	1	1	1	INIT(15)	

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.




#### **Available Attributes**

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies the contents of the ROM.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# ROM64X1

Primitive: 64-Deep by 1-Wide ROM



### Introduction

This design element is a 64-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 6-bit address (A5:A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 16 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. An error occurs if the INIT=value is not specified.

Input		Output			
10	11	12	13	0	
0	0	0	0	INIT(0)	
0	0	0	1	INIT(1)	
0	0	1	0	INIT(2)	
0	0	1	1	INIT(3)	
0	1	0	0	INIT(4)	
0	1	0	1	INIT(5)	
0	1	1	0	INIT(6)	
0	1	1	1	INIT(7)	
1	0	0	0	INIT(8)	
1	0	0	1	INIT(9)	
1	0	1	0	INIT(10)	
1	0	1	1	INIT(11)	
1	1	0	0	INIT(12)	
1	1	0	1	INIT(13)	
1	1	1	0	INIT(14)	
1	1	1	1	INIT(15)	

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.




#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the contents of the ROM.

- See the <u>Spartan-3 Generation FPGA User Guide (UG331)</u>.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SOP3

#### Macro: 3-Input Sum of Products



#### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# SOP3B1A

Macro: 3-Input Sum of Products with One Inverted Input (Option A)



### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SOP3B1B

Macro: 3-Input Sum of Products with One Inverted Input (Option B)



#### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# SOP3B2A

Macro: 3-Input Sum of Products with Two Inverted Inputs (Option A)



#### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# SOP3B2B

Macro: 3-Input Sum of Products with Two Inverted Inputs (Option B)



### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# SOP3B3

Macro: 3-Input Sum of Products with Inverted Inputs



#### Introduction

Three input Sum of Products (SOP) macros provide common logic functions by OR gating the output of one AND function with one direct input. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SOP4

Macro: 4-Input Sum of Products



## Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.

# **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# SOP4B1

Macro: 4-Input Sum of Products with One Inverted Input



### Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# SOP4B2A

Macro: 4-Input Sum of Products with Two Inverted Inputs (Option A)



## Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# SOP4B2B

Macro: 4-Input Sum of Products with Two Inverted Inputs (Option B)



### Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SOP4B3

Macro: 4-Input Sum of Products with Three Inverted Inputs



## Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# SOP4B4

Macro: 4-Input Sum of Products with Inverted Inputs



## Introduction

Four input Sum of Products (SOP) macros provide common logic functions by OR gating the outputs of two AND functions. Variations of inverting and non-inverting inputs are available.


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR16CE

Macro: 16-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



### Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel outputs (Q), and clock enable (CE) and asynchronous clear (CLR) inputs. The (CLR) input, when High, overrides all other inputs and resets the data outputs (Q) Low. When (CE) is High and (CLR) is Low, the data on the SLI input is loaded into the first bit of the shift register during the Low-to- High clock (C) transition and appears on the (Q0) output. During subsequent Low-to- High clock transitions, when (CE) is High and (CLR) is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (CLR) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs			
CLR	CE	SLI	С	Q0	Qz : Q1
1	Х	Х	Х	0	0
0	0	Х	Х	No Change	No Change
0	1	SLI	$\uparrow$	SLI	qn-1

## Logic Table


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR16CLE

Macro: 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



## Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and asynchronous clear (CLR). The register ignores clock transitions when (L) and (CE) are Low. The asynchronous (CLR), when High, overrides all other inputs and resets the data outputs (Q) Low. When (L) is High and (CLR) is Low, data on the Dn -D0 inputs is loaded into the corresponding Qn -(Q0) bits of the register.

When (CE) is High and (L) and (CLR) are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent clock transitions, when (CE) is High and (L) and (CLR) are Low, the data shifts to the next highest bit position as new data is loaded into (Q)0 (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth).

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (CLR) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs					Outputs	Outputs	
CLR	L	CE	SLI	Dn : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	Х	0	0
0	1	Х	Х	Dn : D0	Ŷ	D0	Dn
0	0	1	SLI	Х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change

## Logic Table

qn-1 = state of referenced output one setup time prior to active clock transition

### **Design Entry Method**

This design element is only for use in schematics.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# SR16CLED





#### Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q), and four control inputs: clock enable (CE), load enable (L), shift left/right (LEFT), and asynchronous clear (CLR). The register ignores clock transitions when (CE) and (L) are Low. The asynchronous clear, when High, overrides all other inputs and resets the data outputs (Qn) Low.

When (L) is High and (CLR) is Low, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register. When (CE) is High and (L) and (CLR) are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on the SLI is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 or Q2) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last (Q) output during the Low-to-High clock transition and shifted right during subsequent clock transitions. The logic tables indicate the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs							Outputs			
CLR	L	CE	LEFT	SLI	SRI	D15: D0	с	Q0	Q15	Q14: Q1
1	Х	Х	Х	Х	Х	Х	Х	0	0	0
0	1	Х	Х	Х	Х	D15 : D0	$\uparrow$	D0	D15	Dn
0	0	0	Х	Х	Х	Х	Х	No Change	No Change	No Change
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q14	qn-1
0	0	1	0	Х	SRI	Х	↑	q1	SRI	qn+1

# Logic Table

#### **Design Entry Method**

This design element is only for use in schematics.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# SR16RE

Macro: 16-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



#### Introduction

This design element is a shift register with shift-left serial input (SLI), parallel outputs (Qn), clock enable (CE), and synchronous reset (R) inputs. The R input, when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low.

When (CE) is High and (R) is Low, the data on the (SLI) is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent Low-to-High clock transitions, when (CE) is High and R is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (R) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

### Logic Table

Inputs		Outputs	Outputs			
R	CE	SLI	С	Q0	Qz : Q1	
1	х	Х	Ŷ	0	0	
0	0	Х	Х	No Change	No Change	
0	1	SLI	$\uparrow$	SLI	qn-1	


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR16RLE

Macro: 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



## Introduction

This design element is a shift register with shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and synchronous reset (R). The register ignores clock transitions when (L) and (CE) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, data on the (D) inputs is loaded into the corresponding Q bits of the register.

When (CE) is High and (L) and (R) are Low, data on the (SLI) input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when (CE) is High and (L) and (R) are Low, the data shifts to the next highest bit position as new data is loaded into Q0.

Registers can be cascaded by connecting the last Q output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (R) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs						Outputs	
R	L	CE	SLI	Dz : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	$\uparrow$	0	0
0	1	Х	Х	Dz : D0	$\uparrow$	D0	Dn
0	0	1	SLI	х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change

## Logic Table

qn-1 = state of referenced output one setup time prior to active clock transition

## **Design Entry Method**

This design element is only for use in schematics.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Spartan-3A and Spartan-3A DSP Libraries Guide for Schematic Designs www.xilinx.com UG614 (v14.7) October 2, 2013

Send Feedback

# SR16RLED

Macro: 16-Bit Shift Register with Clock Enable and Synchronous Reset



## Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q) and four control inputs - clock enable (CE), load enable (L), shift left/right (LEFT), and synchronous reset (R). The register ignores clock transitions when (CE) and (L) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register.

When (CE) is High and (L) and (R) are Low, data shifts right or left, depending on the state of the LEFT input. If LEFT is High, data on (SLI) is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 and Q2) during subsequent clock transitions. If LEFT is Low, data on the (SRI) is loaded into the last (Q) output during the Low-to-High clock transition and shifted right ) during subsequent clock transitions. The logic tables below indicates the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Input	nputs								Outputs			
R	L	CE	LEFT	SLI	SRI	D15:D0	С	Q0	Q15	Q14:Q1		
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0		
0	1	Х	Х	Х	Х	D15:D0	$\downarrow$	D0	D15	Dn		
0	0	0	Х	Х	Х	Х	х	No Change	No Change	No Change		
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q14	qn-1		
0	0	1	0	Х	SRI	Х	$\downarrow$	q1	SRI	qn+1		
	Ť	te of referen	ced output o		_	active clock t		<b>4</b> <sup>1</sup>	JKI	quiti		

## Logic Table


#### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR4CE

Macro: 4-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



### Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel outputs (Q), and clock enable (CE) and asynchronous clear (CLR) inputs. The (CLR) input, when High, overrides all other inputs and resets the data outputs (Q) Low. When (CE) is High and (CLR) is Low, the data on the SLI input is loaded into the first bit of the shift register during the Low-to- High clock (C) transition and appears on the (Q0) output. During subsequent Low-to- High clock transitions, when (CE) is High and (CLR) is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (CLR) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs			
CLR	CE	SLI	С	Q0	Qz : Q1
1	Х	Х	Х	0	0
0	0	Х	Х	No Change	No Change
0	1	SLI	$\uparrow$	SLI	qn-1

## Logic Table


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR4CLE

Macro: 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



## Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and asynchronous clear (CLR). The register ignores clock transitions when (L) and (CE) are Low. The asynchronous (CLR), when High, overrides all other inputs and resets the data outputs (Q) Low. When (L) is High and (CLR) is Low, data on the Dn -D0 inputs is loaded into the corresponding Qn -(Q0) bits of the register.

When (CE) is High and (L) and (CLR) are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent clock transitions, when (CE) is High and (L) and (CLR) are Low, the data shifts to the next highest bit position as new data is loaded into (Q)0 (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth).

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (CLR) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs			
CLR	L	CE	SLI	Dn : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	Х	0	0
0	1	Х	Х	Dn : D0	Ŷ	D0	Dn
0	0	1	SLI	Х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change

## Logic Table

qn-1 = state of referenced output one setup time prior to active clock transition

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



# SR4CLED

Macro: 4-Bit Shift Register with Clock Enable and Asynchronous Clear



#### Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q), and four control inputs: clock enable (CE), load enable (L), shift left/right (LEFT), and asynchronous clear (CLR). The register ignores clock transitions when (CE) and (L) are Low. The asynchronous clear, when High, overrides all other inputs and resets the data outputs (Qn) Low.

When (L) is High and (CLR) is Low, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register. When (CE) is High and (L) and (CLR) are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on the SLI is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 or Q2) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last (Q) output during the Low-to-High clock transition and shifted right during subsequent clock transitions. The logic tables indicate the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs						
CLR	L	CE	LEFT	SLI	SRI	D3 : D0	С	Q0	Q3	Q2 : Q1
1	Х	Х	Х	Х	Х	Х	Х	0	0	0
0	1	Х	Х	х	Х	D3– D0	$\uparrow$	D0	D3	Dn
0	0	0	Х	Х	Х	Х	Х	No Change	No Change	No Change
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q2	qn-1
0	0	1	0	Х	SRI	Х	↑	q1	SRI	qn+1

## Logic Table

## **Design Entry Method**


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# SR4RE

Macro: 4-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



### Introduction

This design element is a shift register with shift-left serial input (SLI), parallel outputs (Qn), clock enable (CE), and synchronous reset (R) inputs. The R input, when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low.

When (CE) is High and (R) is Low, the data on the (SLI) is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent Low-to-High clock transitions, when (CE) is High and R is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (R) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

## Logic Table

Inputs		Outputs	Outputs			
R	CE	SLI	С	Q0	Qz : Q1	
1	Х	Х	↑	0	0	
0	0	х	Х	No Change	No Change	
0	1	SLI	$\uparrow$	SLI	qn-1	


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR4RLE

Macro: 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



### Introduction

This design element is a shift register with shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and synchronous reset (R). The register ignores clock transitions when (L) and (CE) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, data on the (D) inputs is loaded into the corresponding Q bits of the register.

When (CE) is High and (L) and (R) are Low, data on the (SLI) input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when (CE) is High and (L) and (R) are Low, the data shifts to the next highest bit position as new data is loaded into Q0.

Registers can be cascaded by connecting the last Q output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (R) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs						Outputs	
R	L	CE	SLI	Dz : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	Ŷ	0	0
0	1	Х	Х	Dz : D0	Ŷ	D0	Dn
0	0	1	SLI	Х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change
z = bitw	idth -1				ł		1
qn-1 = st	ate of reference	d output one set	up time prior to	active clock transi	ition		

## Logic Table




## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## SR4RLED

Macro: 4-Bit Shift Register with Clock Enable and Synchronous Reset



#### Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q) and four control inputs - clock enable (CE), load enable (L), shift left/right (LEFT), and synchronous reset (R). The register ignores clock transitions when (CE) and (L) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register.

When (CE) is High and (L) and (R) are Low, data shifts right or left, depending on the state of the LEFT input. If LEFT is High, data on (SLI) is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 and Q2) during subsequent clock transitions. If LEFT is Low, data on the (SRI) is loaded into the last (Q) output during the Low-to-High clock transition and shifted right ) during subsequent clock transitions. The logic tables below indicates the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_*architecture* symbol.

Input	s		Outputs	Outputs						
R	L	CE	LEFT	SLI	SRI	D3 : D0	С	Q0	Q3	Q2 : Q1
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0
0	1	Х	Х	х	Х	D3 : D0	$\uparrow$	D0	D3	Dn
0	0	0	Х	Х	Х	Х	Х	No Change	No Change	No Change
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q2	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1

## Logic Table


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR8CE

Macro: 8-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



## Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel outputs (Q), and clock enable (CE) and asynchronous clear (CLR) inputs. The (CLR) input, when High, overrides all other inputs and resets the data outputs (Q) Low. When (CE) is High and (CLR) is Low, the data on the SLI input is loaded into the first bit of the shift register during the Low-to- High clock (C) transition and appears on the (Q0) output. During subsequent Low-to- High clock transitions, when (CE) is High and (CLR) is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (CLR) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs	Outputs		
CLR	CE	SLI	С	Q0	Qz : Q1
1	X	Х	Х	0	0
0	0	Х	Х	No Change	No Change
0	1	SLI	$\uparrow$	SLI	qn-1

## Logic Table

## **Design Entry Method**


This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



# SR8CLE

Macro: 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Asynchronous Clear



## Introduction

This design element is a shift register with a shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and asynchronous clear (CLR). The register ignores clock transitions when (L) and (CE) are Low. The asynchronous (CLR), when High, overrides all other inputs and resets the data outputs (Q) Low. When (L) is High and (CLR) is Low, data on the Dn -D0 inputs is loaded into the corresponding Qn -(Q0) bits of the register.

When (CE) is High and (L) and (CLR) are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent clock transitions, when (CE) is High and (L) and (CLR) are Low, the data shifts to the next highest bit position as new data is loaded into (Q)0 (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth).

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (CLR) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs				
CLR	L	CE	SLI	Dn : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	Х	0	0
0	1	Х	Х	Dn : D0	$\uparrow$	D0	Dn
0	0	1	SLI	Х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change

## Logic Table

qn-1 = state of referenced output one setup time prior to active clock transition

## **Design Entry Method**

This design element is only for use in schematics.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# SR8CLED

Macro: 8-Bit Shift Register with Clock Enable and Asynchronous Clear



### Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q), and four control inputs: clock enable (CE), load enable (L), shift left/right (LEFT), and asynchronous clear (CLR). The register ignores clock transitions when (CE) and (L) are Low. The asynchronous clear, when High, overrides all other inputs and resets the data outputs (Qn) Low.

When (L) is High and (CLR) is Low, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register. When (CE) is High and (L) and (CLR) are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on the SLI is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 or Q2) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last (Q) output during the Low-to-High clock transition and shifted right during subsequent clock transitions. The logic tables indicate the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs			Outputs	Outputs						
CLR	L	CE	LEFT	SLI	SRI	D7 : D0	С	Q0	Q7	Q6 : Q1
1	Х	Х	Х	Х	Х	Х	Х	0	0	0
0	1	Х	Х	Х	Х	D7 : D0	$\uparrow$	D0	D7	Dn
0	0	0	Х	Х	Х	Х	Х	No Change	No Change	No Change
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q6	qn-1
0	0	1	0	Х	SRI	Х	$\uparrow$	q1	SRI	qn+1

## Logic Table

**Design Entry Method** 


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR8RE

Macro: 8-Bit Serial-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



### Introduction

This design element is a shift register with shift-left serial input (SLI), parallel outputs (Qn), clock enable (CE), and synchronous reset (R) inputs. The R input, when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low.

When (CE) is High and (R) is Low, the data on the (SLI) is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the (Q0) output. During subsequent Low-to-High clock transitions, when (CE) is High and R is Low, data shifts to the next highest bit position as new data is loaded into (Q0) (SLI into Q0, Q0 into Q1, Q1 into Q2, and so forth). The register ignores clock transitions when (CE) is Low.

Registers can be cascaded by connecting the last (Q) output of one stage to the SLI input of the next stage and connecting clock, (CE), and (R) in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs		Outputs			
R	CE	SLI	С	Q0	Qz : Q1
1	Х	х	1	0	0
0	0	Х	X	No Change	No Change
0	1	SLI	$\uparrow$	SLI	qn-1

## Logic Table


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SR8RLE

Macro: 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable and Synchronous Reset



## Introduction

This design element is a shift register with shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and synchronous reset (R). The register ignores clock transitions when (L) and (CE) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, data on the (D) inputs is loaded into the corresponding Q bits of the register.

When (CE) is High and (L) and (R) are Low, data on the (SLI) input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when (CE) is High and (L) and (R) are Low, the data shifts to the next highest bit position as new data is loaded into Q0.

Registers can be cascaded by connecting the last Q output of one stage to the SLI input of the next stage and connecting clock, (CE), (L), and (R) inputs in parallel.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs							
R	L	CE	SLI	Dz : D0	С	Q0	Qz : Q1
1	Х	Х	Х	Х	$\uparrow$	0	0
0	1	Х	Х	Dz : D0	$\uparrow$	D0	Dn
0	0	1	SLI	х	Ŷ	SLI	qn-1
0	0	0	Х	Х	Х	No Change	No Change

## Logic Table

qn-1 = state of referenced output one setup time prior to active clock transition

## **Design Entry Method**


This design element is only for use in schematics.



- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# SR8RLED

Macro: 8-Bit Shift Register with Clock Enable and Synchronous Reset



#### Introduction

This design element is a shift register with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q) and four control inputs - clock enable (CE), load enable (L), shift left/right (LEFT), and synchronous reset (R). The register ignores clock transitions when (CE) and (L) are Low. The synchronous (R), when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs (Q) Low. When (L) is High and (R) is Low during the Low-to-High clock transition, the data on the (D) inputs is loaded into the corresponding (Q) bits of the register.

When (CE) is High and (L) and (R) are Low, data shifts right or left, depending on the state of the LEFT input. If LEFT is High, data on (SLI) is loaded into (Q0) during the Low-to-High clock transition and shifted left (for example, to Q1 and Q2) during subsequent clock transitions. If LEFT is Low, data on the (SRI) is loaded into the last (Q) output during the Low-to-High clock transition and shifted right ) during subsequent clock transitions. The logic tables below indicates the state of the (Q) outputs under all input conditions.

This register is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP\_architecture symbol.

Inputs							Outputs	Outputs		
R	L	CE	LEFT	SLI	SRI	D7 : D0	С	Q0	Q7	Q6 : Q1
1	Х	Х	Х	Х	Х	Х	$\uparrow$	0	0	0
0	1	Х	Х	Х	Х	D7 : D0	$\downarrow$	D0	D7	Dn
0	0	0	Х	Х	Х	Х	Х	No Change	No Change	No Change
0	0	1	1	SLI	Х	Х	$\uparrow$	SLI	q6	qn-1
0	0	1	0	Х	SRI	Х	$\downarrow$	q1	SRI	qn+1

## Logic Table


## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

## SRL16

Primitive: 16-Bit Shift Register Look-Up Table (LUT)



#### Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions data shifts to the next highest bit position while new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

#### Logic Table

Inputs	Output				
Am	CLK	D	Q		
Am	Х	Х	Q(Am)		
Am	$\uparrow$	D	Q(Am - 1)		
m= 0, 1, 2, 3					

## **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Send Feedback

# SRL16\_1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Negative-Edge Clock



## Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

## Logic Table

Inputs	Output				
Am	CLK	D	Q		
Am	Х	Х	Q(Am)		
Am	$\downarrow$	D	Q(Am - 1)		
m= 0, 1, 2, 3					

## **Design Entry Method**

This design element can be used in schematics.


#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# SRL16E

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Clock Enable



#### Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- **To create a fixed-length shift register** -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions, when CE is High, data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. When CE is Low, the register ignores clock transitions.

## Logic Table

Inputs	Output				
Am	CE	CLK	D	Q	
Am	0	Х	Х	Q(Am)	
Am	1	$\uparrow$	D	Q(Am - 1)	
m= 0, 1, 2, 3					

#### **Port Descriptions**

Port	Direction	Width	Function
Q	Output	1	Shift register data output
D	Input	1	Shift register data input
CLK	Input	1	Clock
CE	Input	1	Active high clock enable
А	Input	4	Dynamic depth selection of the SRL
			• A=0000 ==> 1-bit shift length
			• A=1111 ==> 16-bit shift length

#### Design Entry Method

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexa- decimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SRL16E\_1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Negative-Edge Clock and Clock Enable



#### Introduction

This design element is a shift register look-up table (LUT) with clock enable (CE). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions, when CE is High, data is shifted to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. When CE is Low, the register ignores clock transitions.

#### Logic Table

Inputs	Output				
Am	CE	CLK	D	Q	
Am	0	Х	Х	Q(Am)	
Am	1	$\downarrow$	D	Q(Am - 1)	
m= 0, 1, 2, 3					

#### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**


Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

680

# SRLC16

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry



#### Introduction

This design element is a shift register look-up table (LUT) with Carry. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- **To create a fixed-length shift register** -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

**Note** The Q15 output is available for you in cascading to multiple shift register LUTs to create larger shift registers.

#### Logic Table

Inputs	Output				
Am	CLK	D	Q		
Am	Х	Х	Q(Am)		
Am	$\uparrow$	D	Q(Am - 1)		
m= 0, 1, 2, 3					

#### **Design Entry Method**

This design element can be used in schematics.

#### Available Attributes

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.




- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

682

# SRLC16\_1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Negative-Edge Clock



### Introduction

This design element is a shift register look-up table (LUT) with carry and a negative-edge clock. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- **To create a fixed-length shift register** -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

**Note** The Q15 output is available for your use in cascading multiple shift register LUTs to create larger shift registers.

## Logic Table

Inputs			Output		
Am	CLK	D	Q	Q15	
Am	Х	Х	Q(Am)	No Change	
Am	$\downarrow$	D	Q(Am - 1)	Q14	
m= 0, 1, 2, 3					

## **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.



- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

# SRLC16E

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Clock Enable

D	SRLC16E	
CE		Q
CLK	>	Q15
A0	•	
A1		
A2		
A3		
		X9298

### Introduction

This design element is a shift register look-up table (LUT) with carry and clock enable. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- **To create a fixed-length shift register** -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. When CE is High, during subsequent Low-to-High clock transitions, data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

**Note** The Q15 output is available for you in cascading to multiple shift register LUTs to create larger shift registers.

Inputs			Output	Output	
Am	CLK	CE	D	Q	Q15
Am	Х	0	Х	Q(Am)	Q(15)
Am	Х	1	Х	Q(Am)	Q(15)
Am	Ŷ	1	D	Q(Am - 1)	Q15
m= 0, 1, 2, 3		•	•		

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.


#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

# SRLC16E\_1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry, Negative-Edge Clock, and Clock Enable



#### Introduction

This design element is a shift register look-up table (LUT) with carry, clock enable, and negative-edge clock. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- **To create a fixed-length shift register** -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = (8 x A3) +(4 x A2) + (2 x A1) + A0 +1 If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions data shifts to the next highest bit position as new data is loaded when CE is High. The data appears on the Q output when the shift register length determined by the address inputs is reached.

**Note** The Q15 output is available for your use in cascading multiple shift register LUTs to create larger shift registers.

Inputs			Output		
Am	CE	CLK	D	Q	Q15
Am	0	Х	X	Q(Am)	No Change
Am	1	Х	X	Q(Am)	No Change
Am	1	$\downarrow$	D	Q(Am -1 )	Q14

## Logic Table

### **Design Entry Method**

This design element can be used in schematics.

#### **Available Attributes**

Attribute	Data Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (*DS529*).

# STARTUP\_SPARTAN3A

Primitive: Spartan®-3A Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface

CLK	STARTUP_SPARTAN3A	
GSR		
GTS		
	¥1023	,

#### Introduction

This design element is used to either interface device pins and logic to the Global Set/Reset (GSR) signal, or for Global Tristate (GTS) dedicated routing. This primitive can also be used to specify a different clock for the device startup sequence at the end of configuring the device.

#### **Port Descriptions**

Port	Direction	Width	Function
GSR	Input	1	Input connection to the global set / reset (GSR) routing.
GTS	Input	1	Input connection to the global 3-state (GTS) routing.
CLK	Input	1	Input connection to the configuration startup sequence clock (GSR) routing.

#### **Design Entry Method**

This design element can be used in schematics.

To use the dedicated GSR circuitry, connect the sourcing pin or logic to the GSR pin. However, avoid using the GSR circuitry of this component unless certain precautions are taken first. Since the skew of the GSR net cannot be guaranteed, either use general routing for the set/reset signal in which routing delays and skew can be calculated as a part of the timing analysis of the design or to take preventative measures to ensure that possible skew on the release of the clock cycle won't interfere with circuit operation.

Similarly, if the dedicated global 3-state is used, connect the appropriate sourcing pin or logic to the GTS input pin of the primitive. In order to specify a clock for the startup sequence of configuration, connect a clock from the design to the CLK pin of this design element.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# VCC

#### Primitive: VCC-Connection Signal Tag

### Introduction

This design element serves as a signal tag, or parameter, that forces a net or input function to a logic High level. A net tied to this element cannot have any other source.

When the placement and routing software encounters a net or input function tied to this element, it removes any logic that is disabled by the Vcc signal, which is only implemented when the disabled logic cannot be removed.

## **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Primitive: 2-Input XNOR Gate with Non-Inverted Inputs



### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



#### Primitive: 3-Input XNOR Gate with Non-Inverted Inputs



### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Primitive: 4-Input XNOR Gate with Non-Inverted Inputs



### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

#### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



Primitive: 5-Input XNOR Gate with Non-Inverted Inputs



#### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Macro: 6-Input XNOR Gate with Non-Inverted Inputs



#### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

#### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

Macro: 7-Input XNOR Gate with Non-Inverted Inputs



#### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: 8-Input XNOR Gate with Non-Inverted Inputs



#### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 9-Input XNOR Gate with Non-Inverted Inputs



#### Introduction

XNOR elements implement Negated XOR. A High (1) output results if there are an even number of High (1) inputs. A Low (0) output results if there is an odd number of High (1) inputs.

XNOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	0
Even number of 1	1

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.

#### Primitive: 2-Input XOR Gate with Non-Inverted Inputs



#### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet (DS529)*.



#### Primitive: 3-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

Primitive: 4-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
10 Iz	0
Odd number of 1	1
Even number of 1	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).

#### Primitive: 5-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

#### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

Macro: 6-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).



#### Macro: 7-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table


Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0

### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

#### Macro: 8-Input XOR Gate with Non-Inverted Inputs



#### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

### Logic Table

Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0


### **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



#### Macro: 9-Input XOR Gate with Non-Inverted Inputs



### Introduction

XOR elements implement exclusive OR. A High (1) output results if there are an odd number of High (1) inputs. A Low (0) output results if there is an even number of High (1) inputs.

XOR functions of up to nine inputs are available. All inputs are non-inverting. Because each input uses a CLB resource, replace functions with unused inputs with functions having the necessary number of inputs.

## Logic Table

Input	Output
I0 Iz	0
Odd number of 1	1
Even number of 1	0

## **Design Entry Method**

This design element is only for use in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the Spartan-3A FPGA Family Data Sheet (DS529).

# XORCY

#### Primitive: XOR for Carry Logic with General Output



### Introduction

This design element is a special XOR with general O output that generates faster and smaller arithmetic functions. The XORCY primitive is a dedicated XOR function within the carry-chain logic of the slice. It allows for fast and efficient creation of arithmetic (add/subtract) or wide logic functions (large AND/OR gate).

## Logic Table

Input		Output
LI	CI	0
0	0	0
0	1	1
1	0	1
1	1	0

### **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide* (UG331).
- See the *Spartan-3A FPGA Family Data Sheet* (DS529).



# XORCY\_D

#### Primitive: XOR for Carry Logic with Dual Output

XORCY\_D



#### Introduction

This design element is a special XOR that generates faster and smaller arithmetic functions.

#### Logic Table

Input		Output
LI	CI	O and LO
0	0	0
0	1	1
1	0	1
1	1	0

## **Design Entry Method**

This design element can be used in schematics.

- See the Spartan-3 Generation FPGA User Guide (UG331). •
- See the Spartan-3A FPGA Family Data Sheet (DS529). ٠

# XORCY\_L

Primitive: XOR for Carry Logic with Local Output

XORCY\_L



### Introduction

This design element is a special XOR with local LO output that generates faster and smaller arithmetic functions.

#### Logic Table

Input		Output
LI	CI	LO
0	0	0
0	1	1
1	0	1
1	1	0

## **Design Entry Method**

This design element can be used in schematics.

- See the *Spartan-3 Generation FPGA User Guide (UG331)*.
- See the Spartan-3A FPGA Family Data Sheet (DS529).

